| Presentation | 2008-01-25 Development of HTS Josephson Junctions for SFQ Circuits Hironori WAKANA, Seiji ADACHI, Tsunehiro HATO, Michitaka MARUYAMA, Yoshinobu TARUTANI, Keiichi TANABE, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | We have developed the fabrication process of a multilayer structure and a ramp-edge Josephson junction for single flux quantum (SFQ) circuit application using a high-temperature superconductor (HTS). For operation of SFQ circuits and a sampler with a bandwidth more than 100GHz, establishment of the fabrication process for junctions with high I_cR_n products is indispensable by developing the Cu-poor precursor process. We obtained I_cR_n products up to 1.3mV at 40K. We found that level of the junction at 40K well correlated with the junction resistance at room temperature. We also developed a JJ-TEG for evaluation of junction resistance at room temperature. This JJ-TEG was used to judge whether it could be operated at 40K. Operations of several types of SFQ circuit elements for an A/D converter and a sampler circuit with bandwidth well over 50GHz have been successfully demonstrated by using this fabrication process and evaluation method. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | SFQ circuit / ramp-edge Josephson junction / high-temperature superconductor |
| Paper # | SCE2007-25 |
| Date of Issue |
| Conference Information | |
| Committee | SCE |
|---|---|
| Conference Date | 2008/1/18(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Superconductive Electronics (SCE) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Development of HTS Josephson Junctions for SFQ Circuits |
| Sub Title (in English) | |
| Keyword(1) | SFQ circuit |
| Keyword(2) | ramp-edge Josephson junction |
| Keyword(3) | high-temperature superconductor |
| 1st Author's Name | Hironori WAKANA |
| 1st Author's Affiliation | Superconductivity Research Laboratory() |
| 2nd Author's Name | Seiji ADACHI |
| 2nd Author's Affiliation | Superconductivity Research Laboratory |
| 3rd Author's Name | Tsunehiro HATO |
| 3rd Author's Affiliation | Superconductivity Research Laboratory |
| 4th Author's Name | Michitaka MARUYAMA |
| 4th Author's Affiliation | Superconductivity Research Laboratory |
| 5th Author's Name | Yoshinobu TARUTANI |
| 5th Author's Affiliation | Superconductivity Research Laboratory |
| 6th Author's Name | Keiichi TANABE |
| 6th Author's Affiliation | Superconductivity Research Laboratory |
| Date | 2008-01-25 |
| Paper # | SCE2007-25 |
| Volume (vol) | vol.107 |
| Number (no) | 458 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |