Presentation 2007-12-14
A Study on Inter-Pipeline Data Transfer Control Circuits for Self-Timed Web-Pipeline
Kazuhiro KOMATSU, Shuji SANNOMIYA, Makoto IWATA, Suguru KAMEDA, Kazuo TSUBOUCHI,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) The self-timed pipeline (STP) is one of the most promising SoC architectures achieving the efficient utilization of abundant transistors, ultra low power, and easy-to-design with signal integrity and low EMI. This paper proposes the concept of a self-timed (clockless) web-pipeline in which various pipelines are distributed and interconnected each other as if it were the web on a huge LSI chip. The paper also proposes a basic data-transfer-control circuit which realizes various combinations of flow-thru processing between pipelines on the web pipeline, and then shows a self-timed pipelined sorting LSI core as an example application of the proposed circuit.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Self-timed circuit / Web-pipeline / Inter-pipeline transfer control / Pipelined sorting
Paper # ICD2007-129
Date of Issue

Conference Information
Committee ICD
Conference Date 2007/12/6(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Integrated Circuits and Devices (ICD)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) A Study on Inter-Pipeline Data Transfer Control Circuits for Self-Timed Web-Pipeline
Sub Title (in English)
Keyword(1) Self-timed circuit
Keyword(2) Web-pipeline
Keyword(3) Inter-pipeline transfer control
Keyword(4) Pipelined sorting
1st Author's Name Kazuhiro KOMATSU
1st Author's Affiliation Graduate School of Engineering, Kochi University of Technology()
2nd Author's Name Shuji SANNOMIYA
2nd Author's Affiliation Dept. of Information Systems Engineering, Kochi University of Technology
3rd Author's Name Makoto IWATA
3rd Author's Affiliation Dept. of Information Systems Engineering, Kochi University of Technology:Research Institute of Electrical Communication, Tohoku University
4th Author's Name Suguru KAMEDA
4th Author's Affiliation Research Institute of Electrical Communication, Tohoku University
5th Author's Name Kazuo TSUBOUCHI
5th Author's Affiliation Research Institute of Electrical Communication, Tohoku University
Date 2007-12-14
Paper # ICD2007-129
Volume (vol) vol.107
Number (no) 382
Page pp.pp.-
#Pages 6
Date of Issue