| Presentation | 2007-11-22 Proposal for High-Speed and Secure Network System using FPGA Hirotaka NOSATO, Yukari ISHIDA, Yosuke IIJIMA, Eiichi TAKAHASHI, Tatsumi FURUYA, Tetsuya HIGUCHI, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | Our group is conducting research and development into a virus checking system that uses Field Programmable Gate Arrays (FPGA). The virus checking system has three special features: (1) high-speed virus checking excuted by hardware, (2) security data updating utilizing the reconfigurability of FPGAs, and (3) ability to block viruses from invading the protected PC. This paper proposes an enhancement to the virus checking system with the addition of an encryption feature. The advantages of the new system are as follows: (1) realization of high-speed encrypted communication, (2) enhanced security through checks of decrypted data, (3) enhanced confidentiality with a hard-corded cipher key. Our system utilizes the reconfigurability of FPGAs as a means of updating the cipher key. Simulation results demonstrate that the efficiency of the system, which has a throughput in excess of 10Gbps. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | FPGA / Network Security / Virus Check / Data Encryption / AES / 10Gigabit Ethernet |
| Paper # | RECONF2007-49 |
| Date of Issue |
| Conference Information | |
| Committee | RECONF |
|---|---|
| Conference Date | 2007/11/15(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Reconfigurable Systems (RECONF) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Proposal for High-Speed and Secure Network System using FPGA |
| Sub Title (in English) | |
| Keyword(1) | FPGA |
| Keyword(2) | Network Security |
| Keyword(3) | Virus Check |
| Keyword(4) | Data Encryption |
| Keyword(5) | AES |
| Keyword(6) | 10Gigabit Ethernet |
| 1st Author's Name | Hirotaka NOSATO |
| 1st Author's Affiliation | Toho University() |
| 2nd Author's Name | Yukari ISHIDA |
| 2nd Author's Affiliation | Toho University |
| 3rd Author's Name | Yosuke IIJIMA |
| 3rd Author's Affiliation | University of Tsukuba |
| 4th Author's Name | Eiichi TAKAHASHI |
| 4th Author's Affiliation | National Institute of Advanced Industrial Science and Technology |
| 5th Author's Name | Tatsumi FURUYA |
| 5th Author's Affiliation | Toho University |
| 6th Author's Name | Tetsuya HIGUCHI |
| 6th Author's Affiliation | National Institute of Advanced Industrial Science and Technology |
| Date | 2007-11-22 |
| Paper # | RECONF2007-49 |
| Volume (vol) | vol.107 |
| Number (no) | 342 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |