Presentation 2007-11-21
Power analysis on Dynamic Reconfigurable Processor
Takashi NISHIMURA, Yohei HASEGAWA, Satoshi TSUTSUMI, Hideharu AMANO,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) Dynamically Reconfigurable Processors have been expected to improve area and power efficiency with the time-multiplexed execution using the run time reconfiguration compared with the traditional programmable devices such as FPGAs. Although some devices are commercially available recently, almost no efforts have been reported to analyze their power consumption, especially the additional power required for dynamic reconfiguration. Here, we analyzed the dynamic power consumption of MuCCRA-1, a prototype for the first step of developing a low power dynamically reconfigurable architecture. We reported the evaluation results for each hardware resource of the reconfigurable system. As the results, they shows about 60% for processing, 20% for clock tree, and 15% for reconfiguration power on the benchmark streem application.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Dynamically Reconfigurable Processor / power analysis
Paper # RECONF2007-41
Date of Issue

Conference Information
Committee RECONF
Conference Date 2007/11/14(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Reconfigurable Systems (RECONF)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Power analysis on Dynamic Reconfigurable Processor
Sub Title (in English)
Keyword(1) Dynamically Reconfigurable Processor
Keyword(2) power analysis
1st Author's Name Takashi NISHIMURA
1st Author's Affiliation Department of Information and Computer Science, Keio University()
2nd Author's Name Yohei HASEGAWA
2nd Author's Affiliation Department of Information and Computer Science, Keio University
3rd Author's Name Satoshi TSUTSUMI
3rd Author's Affiliation Department of Information and Computer Science, Keio University
4th Author's Name Hideharu AMANO
4th Author's Affiliation Department of Information and Computer Science, Keio University
Date 2007-11-21
Paper # RECONF2007-41
Volume (vol) vol.107
Number (no) 341
Page pp.pp.-
#Pages 6
Date of Issue