| Presentation | 2007-11-20 A Method for Optimizing Communication Architecture on Network-on-Chip Considering Chip size and Wiring Costs Daisuke HAYASHI, Wataru MURAI, Akio NAKATA, Tomoya KITANI, Keiichi YASUMOTO, Teruo HIGASHINO, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | In this paper, we propose a method for deriving an optimal Network-on-Chip (NoC) communication architecture using integer linear programming (ILP) while considering dynamic behavior of communications among processing elements (PEs). In the proposed method, for a given chip-size constraint, the number of modules, the link delay, the set of all communication specifications and their causal dependency, and the deadline constraints for all the communications for inputs, we derive automatically an ILP problem whose optimal solution corresponds to a NoC communication architecture where the derived architecture satisfies all the deadline constraints and the number of links is minimized. We also propose a heuristic algorithm to reduce the computation time for deriving a semi-optimal NoC communication architecture. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Network on Chip / Deadline Constraints / Layout / Resource Optimization / Integer Linear Programming |
| Paper # | CPSY2007-35 |
| Date of Issue |
| Conference Information | |
| Committee | CPSY |
|---|---|
| Conference Date | 2007/11/13(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Computer Systems (CPSY) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | A Method for Optimizing Communication Architecture on Network-on-Chip Considering Chip size and Wiring Costs |
| Sub Title (in English) | |
| Keyword(1) | Network on Chip |
| Keyword(2) | Deadline Constraints |
| Keyword(3) | Layout |
| Keyword(4) | Resource Optimization |
| Keyword(5) | Integer Linear Programming |
| 1st Author's Name | Daisuke HAYASHI |
| 1st Author's Affiliation | Graduate School of Information Science and Technology, Osaka University() |
| 2nd Author's Name | Wataru MURAI |
| 2nd Author's Affiliation | Graduate School of Information Science and Technology, Osaka University |
| 3rd Author's Name | Akio NAKATA |
| 3rd Author's Affiliation | Graduate School of Information Sciences, Hiroshima City University |
| 4th Author's Name | Tomoya KITANI |
| 4th Author's Affiliation | Graduate School of Information Science, Nara Advanced Institute of Science and Technology |
| 5th Author's Name | Keiichi YASUMOTO |
| 5th Author's Affiliation | Graduate School of Information Science, Nara Advanced Institute of Science and Technology |
| 6th Author's Name | Teruo HIGASHINO |
| 6th Author's Affiliation | Graduate School of Information Science and Technology, Osaka University |
| Date | 2007-11-20 |
| Paper # | CPSY2007-35 |
| Volume (vol) | vol.107 |
| Number (no) | 333 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |