| Presentation | 2007/7/26 Heterogeneous Functional Units for High Speed Fault-tolerant Execution Stage YOUSUKE Nakamura, KEI Hiraki, |
|---|---|
| PDF Download Page | PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | Future excessive thinner process rules raises fault risk from defects and diffused faults. High speed and area effective fault-tolerant execution stage is difficult to implement because Functional Units (FU) do not have highly regulared structure. It is difficult to meet them by using a simple duplication of these FUs. We propose Heterogeneous Functional Units (HFU), which uses the combination of fast Functional Units (FU) and fault-tolerant FUs. HFU improves high speed performance for area effective fault-tolerant execution stage. By using HFU, area effective fault-tolerant execution stage is able to have high speed performance. Simulation result from SPEC2000 benchmarks shows that HFU has 99%, 94.2% speed performance compared to the simple fast execution stage, that is faster than 84.0% speed performance of the simple fault-tolerant execution stage. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | fault-tolerance / superscalar procesor / execution stage / high speed / permanent faults |
| Paper # | DC2007-9 |
| Date of Issue |
| Conference Information | |
| Committee | DC |
|---|---|
| Conference Date | 2007/7/26(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Dependable Computing (DC) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Heterogeneous Functional Units for High Speed Fault-tolerant Execution Stage |
| Sub Title (in English) | |
| Keyword(1) | fault-tolerance |
| Keyword(2) | superscalar procesor |
| Keyword(3) | execution stage |
| Keyword(4) | high speed |
| Keyword(5) | permanent faults |
| 1st Author's Name | YOUSUKE Nakamura |
| 1st Author's Affiliation | Graduate School of Information Science and Technology() |
| 2nd Author's Name | KEI Hiraki |
| 2nd Author's Affiliation | Graduate School of Information Science and Technology |
| Date | 2007/7/26 |
| Paper # | DC2007-9 |
| Volume (vol) | vol.107 |
| Number (no) | 174 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |