| Presentation | 2007-07-20 A Simple Countermeasure to DPA against FPGA Implementation of Cryptographic Device Jang-hoon SONG, Koki ABE, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | Random Switching Logic is a countermeasure to DPA that removes the relation between data and power consumption by making the transition probability of each gate uniform using random numbers. In this paper, we applied a countermeasure to DPA against cryptographic devices implemented on FPGA. The countermeasure removes the relation between data and power consumption by making the transition probability of each operation instead of each gate. Results of experiments reveal that the countermeasure improves the DPA resistance. Considering that an operation module is placed on multiple LUTs, the results imply that the relation between information leak and power consumption of FPGA interconnects of switching matrix is insignificant. Implementation of the countermeasure is simple because the circuits are modularized at operation level instead of gate level. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Side-channel Attack / Differential Power Analysis / FPGA / Countermeasure at Operation Level |
| Paper # | ISEC2007-45 |
| Date of Issue |
| Conference Information | |
| Committee | ISEC |
|---|---|
| Conference Date | 2007/7/13(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Information Security (ISEC) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | A Simple Countermeasure to DPA against FPGA Implementation of Cryptographic Device |
| Sub Title (in English) | |
| Keyword(1) | Side-channel Attack |
| Keyword(2) | Differential Power Analysis |
| Keyword(3) | FPGA |
| Keyword(4) | Countermeasure at Operation Level |
| 1st Author's Name | Jang-hoon SONG |
| 1st Author's Affiliation | Department of Computer Science, The University of Electro-Communications() |
| 2nd Author's Name | Koki ABE |
| 2nd Author's Affiliation | Department of Computer Science, The University of Electro-Communications |
| Date | 2007-07-20 |
| Paper # | ISEC2007-45 |
| Volume (vol) | vol.107 |
| Number (no) | 141 |
| Page | pp.pp.- |
| #Pages | 8 |
| Date of Issue | |