| Presentation | 2007/6/18 Requirements for Thin Film Transistor Circuits on Plastic Mitsutoshi MIYASAKA, Hiroyuki HARA, Nobuo KARAKI, Satoshi INOUE, |
|---|---|
| PDF Download Page | PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | The self-heating effect of thin film transistors (TFTs) is a serious problem when the TFT circuits are formed on a plastic film, since plastic films generally possess low thermal conductivity values, preventing the efficient dissipation of heat. In addition, the glass transition temperature of plastic films is roughly between 100℃ and 200℃ and, thus, the self-heating effect of a TFT needs to be more strictly controlled on a plastic film than that on a glass substrate. This paper presents four methods for controlling the self-heating effect through TFT shape, TFT electrical performance, dimensional reductions and low-power, energy-efficient circuits. A combination of these methods will be essential for realizing the system-on-panel concept on plastic. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | System-on-Panel / Plastic / Joule's Heat / Self-heating / Degradation / Scaling rule / Asynchronous Circuit |
| Paper # | ED2007-90,SDM2007-95 |
| Date of Issue |
| Conference Information | |
| Committee | ED |
|---|---|
| Conference Date | 2007/6/18(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Electron Devices (ED) |
|---|---|
| Language | ENG |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Requirements for Thin Film Transistor Circuits on Plastic |
| Sub Title (in English) | |
| Keyword(1) | System-on-Panel |
| Keyword(2) | Plastic |
| Keyword(3) | Joule's Heat |
| Keyword(4) | Self-heating |
| Keyword(5) | Degradation |
| Keyword(6) | Scaling rule |
| Keyword(7) | Asynchronous Circuit |
| 1st Author's Name | Mitsutoshi MIYASAKA |
| 1st Author's Affiliation | Advanced Product Development Department() |
| 2nd Author's Name | Hiroyuki HARA |
| 2nd Author's Affiliation | Frontier Device Research Center Seiko Epson Corporation |
| 3rd Author's Name | Nobuo KARAKI |
| 3rd Author's Affiliation | Frontier Device Research Center Seiko Epson Corporation |
| 4th Author's Name | Satoshi INOUE |
| 4th Author's Affiliation | Frontier Device Research Center Seiko Epson Corporation |
| Date | 2007/6/18 |
| Paper # | ED2007-90,SDM2007-95 |
| Volume (vol) | vol.107 |
| Number (no) | 110 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |