Presentation 2007/6/18
Design of HEMT Comparators for Ultrahigh-Speed A/D Conversion
Hiroshi Watanabe, Shunsuke Nakamura, Takao Waho,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) HEMT comparators for ultrahigh-speed A/D converters have been investigated. In particular, the transition times of the D-latch used in the comparator have been analyzed by assuming a 0.1-μm HEMT technology. It is found that for small input signals (<0.1 V), the transition time from the track to latch phase dominates the comparator operation speed. As the input signal increases, this time decreases due to the positive feedback in the latch, and the comparator speed is limited by the transition time from the latch to track phase.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) comparator / D-latch / HEMT / analog-to-digital converter
Paper # ED2007-65,SDM2007-70
Date of Issue

Conference Information
Committee ED
Conference Date 2007/6/18(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Electron Devices (ED)
Language ENG
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Design of HEMT Comparators for Ultrahigh-Speed A/D Conversion
Sub Title (in English)
Keyword(1) comparator
Keyword(2) D-latch
Keyword(3) HEMT
Keyword(4) analog-to-digital converter
1st Author's Name Hiroshi Watanabe
1st Author's Affiliation Department of Electrical and Electronics Engineering, Sophia University()
2nd Author's Name Shunsuke Nakamura
2nd Author's Affiliation Department of Electrical and Electronics Engineering, Sophia University
3rd Author's Name Takao Waho
3rd Author's Affiliation Department of Electrical and Electronics Engineering, Sophia University
Date 2007/6/18
Paper # ED2007-65,SDM2007-70
Volume (vol) vol.107
Number (no) 110
Page pp.pp.-
#Pages 4
Date of Issue