Presentation 2007/6/8
A Real-Time Optical-Flow Processor and its Evaluation System Using an FPGA Board
Hajime ISHIHARA, Masayuki MIYAMA, Ryo YAMAMOTO, Yuki FUKUYAMA, Hiroshi KAWAGUCHI, Masahiko YOSHIMOTO, Yoshio MATSUDA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) This paper proposes an optical-flow processor architecture for real-time video recognition based on the Pyramidal Lucas & Kanade (PLK) algorithm. This processor is implemented on an FPGA to verify function and performance of the processor. The FPGA processor is able to handle a QCIF-30 image sequence. A real-time evaluation system including the FPGA processor is also constructed. The evaluation system can capture image, calculate its optical flow, and display the optical flow on the image in real-time.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) optical-flow / PLK / FPGA / system / real-time / video-recognition
Paper # SIS2007-13
Date of Issue

Conference Information
Committee SIS
Conference Date 2007/6/8(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Smart Info-Media Systems (SIS)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) A Real-Time Optical-Flow Processor and its Evaluation System Using an FPGA Board
Sub Title (in English)
Keyword(1) optical-flow
Keyword(2) PLK
Keyword(3) FPGA
Keyword(4) system
Keyword(5) real-time
Keyword(6) video-recognition
1st Author's Name Hajime ISHIHARA
1st Author's Affiliation Kanazawa University, Graduate School of Natural Science and Technology()
2nd Author's Name Masayuki MIYAMA
2nd Author's Affiliation Kanazawa University, Graduate School of Natural Science and Technology
3rd Author's Name Ryo YAMAMOTO
3rd Author's Affiliation Kobe University, Department of Computer and System Engineering
4th Author's Name Yuki FUKUYAMA
4th Author's Affiliation Kobe University, Department of Computer and System Engineering
5th Author's Name Hiroshi KAWAGUCHI
5th Author's Affiliation Kobe University, Department of Computer and System Engineering
6th Author's Name Masahiko YOSHIMOTO
6th Author's Affiliation Kobe University, Department of Computer and System Engineering
7th Author's Name Yoshio MATSUDA
7th Author's Affiliation Kanazawa University, Graduate School of Natural Science and Technology
Date 2007/6/8
Paper # SIS2007-13
Volume (vol) vol.107
Number (no) 94
Page pp.pp.-
#Pages 6
Date of Issue