Presentation 2007-05-31
Multigrain Parallel Processing in SMP Execution Mode on a Multicore for Consumer Electronics
Masayoshi MASE, Daisuke BABA, Harumi NAGAYAMA, Hiroaki TANO, Takeshi MASUURA, Takamichi MIYAMOTO, Jun SHIRAKO, Hirofumi NAKANO, Keiji KIMURA, Tatsuya KAMEI, Toshihiro HATTORI, Atsushi HASEGAWA, Masaki ITO, Makoto SATO, Kunio UCHIYAMA, Toshihiko ODAKA, Hironori KASAHARA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) Currently, multicore processors are becoming ubiquitous in various computing domains, namely consumer electronics such as games, car navigation systems and mobile phones, PCs, and supercomputers. This paper describes parallelization of media processing programs written in restricted C language by OSCAR multigrain parallelizing compiler and SMP processing performance on RP1 4-core SH-4A (SH-X3) multicore processor developed by Renesas Technology Corp. and Hitachi, Ltd. based on standard OSCAR multicore memory architecture as a part of NEDO "Research and Development of Multicore Technology for Real Time Consumer Electronics Project". Performance evaluation shows OSCAR compiler achieved 3.34 times speedup using 4 cores against using 1 core for AAC audio encoder.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Multicore / Multigrain parallel processing / Automatic parallelization / Compiler / Consumer electronics
Paper # ICD2007-21
Date of Issue

Conference Information
Committee ICD
Conference Date 2007/5/24(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Integrated Circuits and Devices (ICD)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Multigrain Parallel Processing in SMP Execution Mode on a Multicore for Consumer Electronics
Sub Title (in English)
Keyword(1) Multicore
Keyword(2) Multigrain parallel processing
Keyword(3) Automatic parallelization
Keyword(4) Compiler
Keyword(5) Consumer electronics
1st Author's Name Masayoshi MASE
1st Author's Affiliation Department of Computer Science, Waseda University()
2nd Author's Name Daisuke BABA
2nd Author's Affiliation Department of Computer Science, Waseda University
3rd Author's Name Harumi NAGAYAMA
3rd Author's Affiliation Department of Computer Science, Waseda University
4th Author's Name Hiroaki TANO
4th Author's Affiliation Department of Computer Science, Waseda University
5th Author's Name Takeshi MASUURA
5th Author's Affiliation Department of Computer Science, Waseda University
6th Author's Name Takamichi MIYAMOTO
6th Author's Affiliation Department of Computer Science, Waseda University
7th Author's Name Jun SHIRAKO
7th Author's Affiliation Department of Computer Science, Waseda University
8th Author's Name Hirofumi NAKANO
8th Author's Affiliation Department of Computer Science, Waseda University
9th Author's Name Keiji KIMURA
9th Author's Affiliation Department of Computer Science, Waseda University
10th Author's Name Tatsuya KAMEI
10th Author's Affiliation Renesas Technology Corp.
11th Author's Name Toshihiro HATTORI
11th Author's Affiliation Renesas Technology Corp.
12th Author's Name Atsushi HASEGAWA
12th Author's Affiliation Renesas Technology Corp.
13th Author's Name Masaki ITO
13th Author's Affiliation Hitachi, Ltd.
14th Author's Name Makoto SATO
14th Author's Affiliation Hitachi, Ltd.
15th Author's Name Kunio UCHIYAMA
15th Author's Affiliation Hitachi, Ltd.
16th Author's Name Toshihiko ODAKA
16th Author's Affiliation Hitachi, Ltd.
17th Author's Name Hironori KASAHARA
17th Author's Affiliation Department of Computer Science, Waseda University
Date 2007-05-31
Paper # ICD2007-21
Volume (vol) vol.107
Number (no) 76
Page pp.pp.-
#Pages 6
Date of Issue