Presentation 2007-05-18
Power Reduction of Dynamical Reconfigurable Processor MuCCRA
Keiichiro HIRAI, Seidai TAKEDA, Takashi NISHIMURA, Yohei HASEGAWA, Satoshi TSUTSUMI, Kimiyoshi USAMI, Hideharu AMANO,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) Although dynamically reconfigurable processors have received an attention as a cost-effective off-load engine for mobile devices, techniques for reducing their consuming power have not been well investigated. Here, we analyzed the consuming power of MuCCRA-1, a prototype of dynamically reconfigurable processor, and applied two power reduction techniques: a traditional clock gating and a novel method called selective context fetching, which uses a default configuration data instead of fetching it from the context memory for unused components. Although the clock gating reduces only 0.7%, the selective context fetching achieves 13.2% power reduction.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Dynamically Reconfigurable Processor / Power Analysis / Low-Power Technology
Paper # RECONF2007-11
Date of Issue

Conference Information
Committee RECONF
Conference Date 2007/5/10(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Reconfigurable Systems (RECONF)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Power Reduction of Dynamical Reconfigurable Processor MuCCRA
Sub Title (in English)
Keyword(1) Dynamically Reconfigurable Processor
Keyword(2) Power Analysis
Keyword(3) Low-Power Technology
1st Author's Name Keiichiro HIRAI
1st Author's Affiliation Department of Information and Computer Science, Keio University()
2nd Author's Name Seidai TAKEDA
2nd Author's Affiliation Graduate School of Engineering, Shibaura Institute of Technology
3rd Author's Name Takashi NISHIMURA
3rd Author's Affiliation Department of Information and Computer Science, Keio University
4th Author's Name Yohei HASEGAWA
4th Author's Affiliation Department of Information and Computer Science, Keio University
5th Author's Name Satoshi TSUTSUMI
5th Author's Affiliation Department of Information and Computer Science, Keio University
6th Author's Name Kimiyoshi USAMI
6th Author's Affiliation Graduate School of Engineering, Shibaura Institute of Technology
7th Author's Name Hideharu AMANO
7th Author's Affiliation Department of Information and Computer Science, Keio University
Date 2007-05-18
Paper # RECONF2007-11
Volume (vol) vol.107
Number (no) 41
Page pp.pp.-
#Pages 6
Date of Issue