Presentation 2007-04-25
Measurement of a Mixed Analog/DigitalChaotic Tabu Search Hardware System for Quadratic Assignment Problems
Kenya HIROBE, Yuya O'HASHI, Naoki OGAWA, Yoshihiko HORIO, Kazuyuki AIHARA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) Systematic experimental measurements of an exponential chaotic tabu search hardware system are carried out for quadratic assignment problems (QAPs). The system mainly consists of 100 analog switched-current chaotic neuron circuits, which physically realize chaotic neuron-dynamics with real-number. First, we exhaustively change the network parameters of the hardware system in order to find out relations between the parameter settings and the system's ability in solving variety of QAPs. Second, we observe the internal states of all the chaotic neurons using a multi-channel A/D converter system. Observations from the systems with high solving ability and poor solving ability are compared.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Quadratic Assignment Problems / Chaotic Neural Network Circuit / Tabu Search
Paper # NLP2007-5
Date of Issue

Conference Information
Committee NLP
Conference Date 2007/4/18(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Nonlinear Problems (NLP)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Measurement of a Mixed Analog/DigitalChaotic Tabu Search Hardware System for Quadratic Assignment Problems
Sub Title (in English)
Keyword(1) Quadratic Assignment Problems
Keyword(2) Chaotic Neural Network Circuit
Keyword(3) Tabu Search
1st Author's Name Kenya HIROBE
1st Author's Affiliation Department of Electronic Enginnering, School of Engineering, Tokyo Denki University()
2nd Author's Name Yuya O'HASHI
2nd Author's Affiliation Department of Electronic Enginnering, School of Engineering, Tokyo Denki University
3rd Author's Name Naoki OGAWA
3rd Author's Affiliation Department of Electronic Enginnering, School of Engineering, Tokyo Denki University
4th Author's Name Yoshihiko HORIO
4th Author's Affiliation Department of Electronic Enginnering, School of Engineering, Tokyo Denki University:Aihara Complexity Modelling Project, ERATO, JST
5th Author's Name Kazuyuki AIHARA
5th Author's Affiliation Aihara Complexity Modelling Project, ERATO, JST:Institute of Industrial Science, The University of Tokyo
Date 2007-04-25
Paper # NLP2007-5
Volume (vol) vol.107
Number (no) 21
Page pp.pp.-
#Pages 6
Date of Issue