Presentation 2007-03-16
Performance Evaluation of Block Encryption Algorithms on Core2
Junko NAKAJIMA, Mitsuru MATSUI,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) This paper discusses the cutting-edge methodology of software optimization for symmetric cryptographic primitives on the new 64-bit capable Intel Core2 processor. We implemented block cipher algorithms, MISTY, KASUMI, AES and Camellia, taking fully into account the detailed architecture of the target processor. The performance of SIMD instructions in Core2 has been especially improved compared with Pentium4/Athlon64, which makes us expect a big increase in performance for a bitslice implementation. As a result of our study we show that our program of bitsliced AES with 128-bit key runs faster for the first time than the normal non-bitsliced implementation.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Fast software implementation / Symmetric key encryption / Core2
Paper # IT2006-103,ISEC2006-158,WBS2006-100
Date of Issue

Conference Information
Committee ISEC
Conference Date 2007/3/9(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Information Security (ISEC)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Performance Evaluation of Block Encryption Algorithms on Core2
Sub Title (in English)
Keyword(1) Fast software implementation
Keyword(2) Symmetric key encryption
Keyword(3) Core2
1st Author's Name Junko NAKAJIMA
1st Author's Affiliation Information Technology R & D Center, Mitsubishi Electric Corporation()
2nd Author's Name Mitsuru MATSUI
2nd Author's Affiliation Information Technology R & D Center, Mitsubishi Electric Corporation
Date 2007-03-16
Paper # IT2006-103,ISEC2006-158,WBS2006-100
Volume (vol) vol.106
Number (no) 597
Page pp.pp.-
#Pages 6
Date of Issue