| Presentation | 2007-03-09 FPGA Implementation of MIMO-OFDM Transmitter Employing Subcarrier-Phase Hopping for PAPR Reduction Jungo IZUMI, Satoshi SUYAMA, Hiroshi SUZUKI, Kazuhiko FUKAWA, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | Space division multiplexing with subcarrier-phase hopping (SPH-SDM) for MIMO-OFDM can improve the transmission performance by increasing the frequency diversity gain due to channel coding. Furthermore, SPH-SLM limits the number of phase hopping patterns for SPH-SDM and selects the pattern to minimize the peak to average power ratio (PAPR). However, the real-time operation of SPH-SLM has not be verified by hardware. This report shows that the SPH-SLM transmitter for reducing PAPR can be implemented in FPGA logic, and describes both the configuration and the circuit size of the transmitter. The implemented SPH-SLM transmitter with two transmit antennas follows the wireless LAN 802.11a specification, and can select the optimum pattern from 16 phase patterns in real time by using 32 parallelly arranged IFFTs. To verify the validity of the implementation, a PAPR distribution of the transmitted signal waveform is obtained from the FPGA board, and it is demonstrated that SPH-SLM can drastically reduce the peak. The implemented transmitter is guaranteed to operate with the maximum clock frequency of 80 MHz, and thus employing 64QAM modulation results in the maximum transmission rate of 432 Mbps in real-time. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Mobile communication / MIMO-OFDM / PAPR / SLM / phase-hopping / FPGA |
| Paper # | RCS2006-275 |
| Date of Issue |
| Conference Information | |
| Committee | RCS |
|---|---|
| Conference Date | 2007/2/28(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Radio Communication Systems (RCS) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | FPGA Implementation of MIMO-OFDM Transmitter Employing Subcarrier-Phase Hopping for PAPR Reduction |
| Sub Title (in English) | |
| Keyword(1) | Mobile communication |
| Keyword(2) | MIMO-OFDM |
| Keyword(3) | PAPR |
| Keyword(4) | SLM |
| Keyword(5) | phase-hopping |
| Keyword(6) | FPGA |
| 1st Author's Name | Jungo IZUMI |
| 1st Author's Affiliation | Tokyo Institute of Technology() |
| 2nd Author's Name | Satoshi SUYAMA |
| 2nd Author's Affiliation | Tokyo Institute of Technology |
| 3rd Author's Name | Hiroshi SUZUKI |
| 3rd Author's Affiliation | Tokyo Institute of Technology |
| 4th Author's Name | Kazuhiko FUKAWA |
| 4th Author's Affiliation | Tokyo Institute of Technology |
| Date | 2007-03-09 |
| Paper # | RCS2006-275 |
| Volume (vol) | vol.106 |
| Number (no) | 555 |
| Page | pp.pp.- |
| #Pages | 4 |
| Date of Issue | |