Presentation 2007-03-08
Mixed Analog-Digital Fully-parallel Associative Memory with Differential Amplifier
Yuki TANAKA, Md. Anwarul ABEDIN, Tetsushi KOIDE, Hans Juergen MATTAUSCH,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) A mixed digital-analog fully parallel associative memory with differential amplifier for winner search is proposed. The use of proposed differential amplifier for winner search improves the speed, reliability and area efficiency of the associative memory based system. We have tested the functionality of the proposed system by schematic circuit simulation and then designed a test chip for verification. The test chip consumes 5.48mm^2 area in 0.35μm CMOS technology for 64 reference patterns with 16 binaries of 5-bit. The operation speed of the system is less than 80 ns with an average power consumption of around 150 mW.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) mixed analog-digital / associative memory / minimum distance search circuit / differential amplifier
Paper # VLD2006-124,ICD2006-215
Date of Issue

Conference Information
Committee ICD
Conference Date 2007/3/1(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Integrated Circuits and Devices (ICD)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Mixed Analog-Digital Fully-parallel Associative Memory with Differential Amplifier
Sub Title (in English)
Keyword(1) mixed analog-digital
Keyword(2) associative memory
Keyword(3) minimum distance search circuit
Keyword(4) differential amplifier
1st Author's Name Yuki TANAKA
1st Author's Affiliation Research Center for Nanodevices and Systems, Hiroshima University()
2nd Author's Name Md. Anwarul ABEDIN
2nd Author's Affiliation Research Center for Nanodevices and Systems, Hiroshima University
3rd Author's Name Tetsushi KOIDE
3rd Author's Affiliation Research Center for Nanodevices and Systems, Hiroshima University
4th Author's Name Hans Juergen MATTAUSCH
4th Author's Affiliation Research Center for Nanodevices and Systems, Hiroshima University
Date 2007-03-08
Paper # VLD2006-124,ICD2006-215
Volume (vol) vol.106
Number (no) 551
Page pp.pp.-
#Pages 6
Date of Issue