Presentation 2007-03-07
Partially-parallel decodar based on high-efficiency message-passing schedule for irregular LDPC code
Xing LI, Kazunori SHIMIZU, Takeshi IKENAGA, Satoshi GOTO,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) In this paper we propose an efficient Message-Passing schedule which is suitable for irregular LDPC decoder. For the decoding matrix of high column degree, our proposed decoder can complete all the column omerations which is relate to intermediate messages updated by row operations. We compare the performances of proposed schedule and conventional schedule based on irregular parity check matrixes in IEEE 802.11n protocol. We design the irregular LDPC decoder using TSMC 0.18μm CMOS technology. According to the synthesis results, our proposed decoder doubles the throughput by consuming 36% larger area, compared with the conventional decoders.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) irregular LDPC code / efficient Message-Passing algorithm / IEEE 802.11n
Paper # VLD2006-108,ICD2006-199
Date of Issue

Conference Information
Committee ICD
Conference Date 2007/2/28(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Integrated Circuits and Devices (ICD)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Partially-parallel decodar based on high-efficiency message-passing schedule for irregular LDPC code
Sub Title (in English)
Keyword(1) irregular LDPC code
Keyword(2) efficient Message-Passing algorithm
Keyword(3) IEEE 802.11n
1st Author's Name Xing LI
1st Author's Affiliation Graduate School of Information, Production and Systems, Waseda University()
2nd Author's Name Kazunori SHIMIZU
2nd Author's Affiliation Graduate School of Information, Production and Systems, Waseda University
3rd Author's Name Takeshi IKENAGA
3rd Author's Affiliation Graduate School of Information, Production and Systems, Waseda University
4th Author's Name Satoshi GOTO
4th Author's Affiliation Graduate School of Information, Production and Systems, Waseda University
Date 2007-03-07
Paper # VLD2006-108,ICD2006-199
Volume (vol) vol.106
Number (no) 550
Page pp.pp.-
#Pages 6
Date of Issue