| Presentation | 2007-01-17 Converting PLC instruction sequence into logic circuit : implementation and evaluation Masanori AKINAKA, Shuichi ICHIKAWA, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | By implementing a control program with hard-wired logic using reconfigurable devices (e.g., FPGA), a flexible and highly responsive system can be realized. This new system also contributes to securing intellectual property, while reducing implementation space and cost. This study outlines a converter that translates PLC instruction sequence into logic description. A productive ladder program was examined with Mitsubishi Electric FX2N PLC and Altera Stratix II FPGA, where a straightforward Sequential design (SD) was estimated to be 1800 times faster than PLC, while a performance-oriented Flat design (FD) was estimated to be 5.6 times faster than SD (i.e., 10000 times faster than PLC). Logic scales were 3554 ALUT for SD and 2643 ALUT for FD, which are small enough to fit into a state-of-the-art FPGA chip. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Programmable Logic Controller (PLC) / Field Programmable Gate Array (FPGA) / control program |
| Paper # | VLD2006-92,CPSY2006-63,RECONF2006-63 |
| Date of Issue |
| Conference Information | |
| Committee | RECONF |
|---|---|
| Conference Date | 2007/1/10(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Reconfigurable Systems (RECONF) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Converting PLC instruction sequence into logic circuit : implementation and evaluation |
| Sub Title (in English) | |
| Keyword(1) | Programmable Logic Controller (PLC) |
| Keyword(2) | Field Programmable Gate Array (FPGA) |
| Keyword(3) | control program |
| 1st Author's Name | Masanori AKINAKA |
| 1st Author's Affiliation | Department of Knowledge-based Information Engineering, Toyohashi University of Technology() |
| 2nd Author's Name | Shuichi ICHIKAWA |
| 2nd Author's Affiliation | Department of Knowledge-based Information Engineering, Toyohashi University of Technology |
| Date | 2007-01-17 |
| Paper # | VLD2006-92,CPSY2006-63,RECONF2006-63 |
| Volume (vol) | vol.106 |
| Number (no) | 457 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |