| Presentation | 2006-12-15 A 0.3mW 1.4mm^2 Motion Estimation Processor LSI for Mobile Video Application Seiichiro HIRATSUKA, Kazunori SHIMIZU, Satoshi GOTO, Takeshi Ikenaga, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | Motion estimation (ME) is a key processing in video encoding systems. Since it requires huge computational complexity, many algorithms and LSI architectures have been proposed to reduce it. Conventional LSIs, however, are not sufficient for mobile applications which require both flexibility and low power dissipation. This paper describes an application specific instruction processor (ASIP) LSI for ME processing. It has a dedicated unit for SAD (sum of absolute difference) operations. By applying our proposed ultra-low ME algorithm named ULCMEA, it can reduce power while keeping high flexibility. A chip capable of operating at 80MHz was fabricated using TSMC 0.18-μm CMOS technology. 15K logic gates and 32Kbit SRAM have been integrated into 1.4mm^2 chip. Typical power dissipation is 0.3-mW for QCIF 15 frame/sec ME processing. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | motion estimation / full search / SAD / application specific instruction-set processor |
| Paper # | ICD2006-168 |
| Date of Issue |
| Conference Information | |
| Committee | ICD |
|---|---|
| Conference Date | 2006/12/7(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Integrated Circuits and Devices (ICD) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | A 0.3mW 1.4mm^2 Motion Estimation Processor LSI for Mobile Video Application |
| Sub Title (in English) | |
| Keyword(1) | motion estimation |
| Keyword(2) | full search |
| Keyword(3) | SAD |
| Keyword(4) | application specific instruction-set processor |
| 1st Author's Name | Seiichiro HIRATSUKA |
| 1st Author's Affiliation | Fukuoka Industry, Science & Technology Foundation:Kyushu Laboratory, Advanced Research Institute for Science & Engineering, Waseda University() |
| 2nd Author's Name | Kazunori SHIMIZU |
| 2nd Author's Affiliation | Graduate School of Information, Production and Systems, Waseda University:Kyushu Laboratory, Advanced Research Institute for Science & Engineering, Waseda University |
| 3rd Author's Name | Satoshi GOTO |
| 3rd Author's Affiliation | Graduate School of Information, Production and Systems, Waseda University:Kyushu Laboratory, Advanced Research Institute for Science & Engineering, Waseda University |
| 4th Author's Name | Takeshi Ikenaga |
| 4th Author's Affiliation | Graduate School of Information, Production and Systems, Waseda University:Kyushu Laboratory, Advanced Research Institute for Science & Engineering, Waseda University |
| Date | 2006-12-15 |
| Paper # | ICD2006-168 |
| Volume (vol) | vol.106 |
| Number (no) | 425 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |