Presentation 2006-11-21
Solution Space Reduction of Sequence-Pair Using Quadratic Wire Length Minimization
Yuuki YANO, Mineo KANEKO,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) The code representation of placement called sequence-pair and simulated annealing search of this code space have been proposed for computing module placement. Because the size of the code space increases exponentially with the number of modules, the search of the space takes much time to find a good solution for a large circuit. In this paper, we try to reduce the solution space of sequence-pair and improve the efficiency of solution search. Reduction of solution space is done by adding constraints to sequence-pair, and those constraints are extracted from a model placement. Here in this paper, we adopt the Force-Directed method to compute a model placement. Force-Directed method, one of the placement methods, can compute a placement having the minimum quadratic wire length in polynominal time. Our experimental result shows that our method can reduce the total wire length in a certain degree in compensation for a slight increase of the chip area.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Sequence-pair / simulated annealing / force-directed method / partial order / solution space reduction
Paper # CAS2006-59,CST2006-35
Date of Issue

Conference Information
Committee CAS
Conference Date 2006/11/14(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Circuits and Systems (CAS)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Solution Space Reduction of Sequence-Pair Using Quadratic Wire Length Minimization
Sub Title (in English)
Keyword(1) Sequence-pair
Keyword(2) simulated annealing
Keyword(3) force-directed method
Keyword(4) partial order
Keyword(5) solution space reduction
1st Author's Name Yuuki YANO
1st Author's Affiliation School of Information Science, Japan Advanced Institute of Science and Technology()
2nd Author's Name Mineo KANEKO
2nd Author's Affiliation School of Information Science, Japan Advanced Institute of Science and Technology
Date 2006-11-21
Paper # CAS2006-59,CST2006-35
Volume (vol) vol.106
Number (no) 366
Page pp.pp.-
#Pages 6
Date of Issue