Presentation 2006-11-30
Performance Evaluation of Multi-core DRP for Stream Application
Naohiro KATSURA, Yohei HASEGAWA, Vu MANH TUAN, Hiroki MATSUTANI, Hideharu AMANO,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) Recent experimental results of dynamically reconfigurable processors suggest that small size PE arrays can improve in terms of throughput, power consumption, and efficiency of PE utilization. Most of the target applications of dynamically reconfigurable systems are stream processing, in which data blocks to be processed are iteratively received in a certain interval. Thus, by dividing an application into sequential processes, implementing each process into one small PE array, and executing in the pipelined manner, PE utilization can be used more efficiently and the performance of the application can be improved. This paper proposes a multi-core system comprising several DRP cores connected via a switch. Evaluation results from a JPEG encoder implementation show that the throughput of the multi-core system is improved almost 2.63 times that of the single-core system.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) DRP / Network-on-Chips / Multi-Core / Pipeline Process
Paper # RECONF2006-52
Date of Issue

Conference Information
Committee RECONF
Conference Date 2006/11/23(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Reconfigurable Systems (RECONF)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Performance Evaluation of Multi-core DRP for Stream Application
Sub Title (in English)
Keyword(1) DRP
Keyword(2) Network-on-Chips
Keyword(3) Multi-Core
Keyword(4) Pipeline Process
1st Author's Name Naohiro KATSURA
1st Author's Affiliation Graduate School of Science and Technology, Keio University()
2nd Author's Name Yohei HASEGAWA
2nd Author's Affiliation Graduate School of Science and Technology, Keio University
3rd Author's Name Vu MANH TUAN
3rd Author's Affiliation Graduate School of Science and Technology, Keio University
4th Author's Name Hiroki MATSUTANI
4th Author's Affiliation Graduate School of Science and Technology, Keio University
5th Author's Name Hideharu AMANO
5th Author's Affiliation Graduate School of Science and Technology, Keio University
Date 2006-11-30
Paper # RECONF2006-52
Volume (vol) vol.106
Number (no) 394
Page pp.pp.-
#Pages 6
Date of Issue