Presentation 2006-10-26
A multi DSP generation system with fractal structured architecture from C language
Masanori NISHIZAWA, Yuichi SHIRAI, Yoshizo OSUMI, Hideto NISHIKADO, Toshiyuki KATO, Hironori YAMAUCHI, Shiro KOBAYASHI,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) In this paper, we propose a method of behavior synthesis from C language to HDL. The method consists of tree parts. First, Control Data Flow Graph (CDFG) is generated, as a result of dependency analysis of the application program written by C language. Secondly, CDFG is optimized to execute the complicated calculations quickly. Finally, hardware image written by HDL is generated. This paper is written about hardware generation in particular.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) high level synthesis / system design / multi processors / DSP
Paper # SIP2006-84,ICD2006-110,IE2006-62
Date of Issue

Conference Information
Committee IE
Conference Date 2006/10/19(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Image Engineering (IE)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) A multi DSP generation system with fractal structured architecture from C language
Sub Title (in English)
Keyword(1) high level synthesis
Keyword(2) system design
Keyword(3) multi processors
Keyword(4) DSP
1st Author's Name Masanori NISHIZAWA
1st Author's Affiliation Department of Science and Engineering, Ritsumeikan Unibersity()
2nd Author's Name Yuichi SHIRAI
2nd Author's Affiliation Department of Science and Engineering, Ritsumeikan Unibersity
3rd Author's Name Yoshizo OSUMI
3rd Author's Affiliation Department of Science and Engineering, Ritsumeikan Unibersity
4th Author's Name Hideto NISHIKADO
4th Author's Affiliation Department of Science and Engineering, Ritsumeikan Unibersity
5th Author's Name Toshiyuki KATO
5th Author's Affiliation Cadence Design Systems
6th Author's Name Hironori YAMAUCHI
6th Author's Affiliation Department of Science and Engineering, Ritsumeikan Unibersity
7th Author's Name Shiro KOBAYASHI
7th Author's Affiliation Information Technology Laboratory, Asahi Kasei Corporation
Date 2006-10-26
Paper # SIP2006-84,ICD2006-110,IE2006-62
Volume (vol) vol.106
Number (no) 318
Page pp.pp.-
#Pages 4
Date of Issue