Presentation 2006-07-27
Multi-Standard Wireless Circuit Using Reconfigurable Technique
Tackya YAMMOUCH, Daisuke KAWAZOE, Yusaku ITO, Kenichi OKADA, Kazuya MASU,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) This paper proposes a dynamic reconfigurable architecture for analog RF circuits. The architecture consists of RF circuits and a control circuit. The RF circuits can be reconfigured by bias voltages of transistors and variable passive components, and the RF circuit block can also be switched dynamically. The proposed architecture can realize the multi-band/mode RF circuit in single chip for the Software Defined Radio, which achieves considerable reduction of circuit area and power consumption. On the other hand, we can obtain robust RF circuits by the dynamic reconfiguration for the process variation, the dynamic change of temperature, etc. In this paper, VCO and LNA are presented, which are fabricated by a 0.18μm CMOS process. The VCO achieves continuous frequency tuning from 1.28 to 2.75GHz, and the LNA with power gain of more than 10dB at 1.7 to 3.2GHz.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Reconfigurable / RF CMOS / wireless / multi-standard / multi-mode
Paper # SR2006-21
Date of Issue

Conference Information
Committee SR
Conference Date 2006/7/20(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Software Radio(SR)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Multi-Standard Wireless Circuit Using Reconfigurable Technique
Sub Title (in English)
Keyword(1) Reconfigurable
Keyword(2) RF CMOS
Keyword(3) wireless
Keyword(4) multi-standard
Keyword(5) multi-mode
1st Author's Name Tackya YAMMOUCH
1st Author's Affiliation Integrated Research Institute, Tokyo Institute of Technology()
2nd Author's Name Daisuke KAWAZOE
2nd Author's Affiliation Integrated Research Institute, Tokyo Institute of Technology
3rd Author's Name Yusaku ITO
3rd Author's Affiliation Integrated Research Institute, Tokyo Institute of Technology
4th Author's Name Kenichi OKADA
4th Author's Affiliation Integrated Research Institute, Tokyo Institute of Technology
5th Author's Name Kazuya MASU
5th Author's Affiliation Integrated Research Institute, Tokyo Institute of Technology
Date 2006-07-27
Paper # SR2006-21
Volume (vol) vol.106
Number (no) 188
Page pp.pp.-
#Pages 8
Date of Issue