Presentation 2006-08-17
A Super parallel SIMD processor with Time/Space conversion Bus Bridge on the Matrix Architecture
Tetsushi TANIZAKI, Takayuki GYOTEN, Hideyuki NODA, Masami NAKAJIMA, Katsuya MIZUMOTO, Katsumi DOSAKA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) A super parallel SIMD processor based on the matrix architecture which consists of 2k processors, embedded SRAM, and time/space conversion bus bridge (TS-Bridge) is introduced. The time/space domain conversion enables to handle the parallel processing with keeping the data alignment. It is supported by TS-Bridge. The main components of the TS-Bridge are orthogonal RAM and hierarchical 1k bit internal bus for SIMD processor core with matrix architecture.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Matrix / Super Parallel processing / Orthogonal RAM / Time/space domain conversion
Paper # SDM2006-125,ICD2006-79
Date of Issue

Conference Information
Committee SDM
Conference Date 2006/8/10(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Silicon Device and Materials (SDM)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) A Super parallel SIMD processor with Time/Space conversion Bus Bridge on the Matrix Architecture
Sub Title (in English)
Keyword(1) Matrix
Keyword(2) Super Parallel processing
Keyword(3) Orthogonal RAM
Keyword(4) Time/space domain conversion
1st Author's Name Tetsushi TANIZAKI
1st Author's Affiliation System Solution Business Group, RENESAS Technology Corporation()
2nd Author's Name Takayuki GYOTEN
2nd Author's Affiliation System Solution Business Group, RENESAS Technology Corporation
3rd Author's Name Hideyuki NODA
3rd Author's Affiliation System Solution Business Group, RENESAS Technology Corporation
4th Author's Name Masami NAKAJIMA
4th Author's Affiliation System Solution Business Group, RENESAS Technology Corporation
5th Author's Name Katsuya MIZUMOTO
5th Author's Affiliation System Solution Business Group, RENESAS Technology Corporation
6th Author's Name Katsumi DOSAKA
6th Author's Affiliation System Solution Business Group, RENESAS Technology Corporation
Date 2006-08-17
Paper # SDM2006-125,ICD2006-79
Volume (vol) vol.106
Number (no) 206
Page pp.pp.-
#Pages 6
Date of Issue