講演名 2006-09-15
A Parametric Study of Packet-Switched FPGA Overlay Networks
,
PDFダウンロードページ PDFダウンロードページへ
抄録(和)
抄録(英) The constantly upgrading gate capacity of FPGAs enables us to implement a complex system on a chip. A packet-switched network presents to share network resources by multiple connections, so as to make the best use of link bandwidth. This study investigates the suitable overlay interconnects on FPGAs in terms of the amount of hardware, and throughput based on a parametric approach. Because the number of ports on a router sometimes dominates the amount of hardware for router, and its throughput performance, it has been chosen as a parameter. Based on a typical implementation of NoC router, various networks have been generalized and evaluated, in the case of both 16 hosts and 36 hosts. Evaluation results show that for small systems with 16 hosts or less, a full-crossbar switch is advantageous from the viewpoint of both throughput performance and hardware cost. On the other hand, when systems become large, the partitioned networks are efficient from the viewpoint of hardware cost. When the performance requirement is not so critical, we should select partitioned topology which requires minimum hardware and use some localization methods to improve the performance.
キーワード(和)
キーワード(英) FPGA / Networks-on-chip / Router / Node degree / Simulation
資料番号 RECONF2006-32
発行日

研究会情報
研究会 RECONF
開催期間 2006/9/8(から1日開催)
開催地(和)
開催地(英)
テーマ(和)
テーマ(英)
委員長氏名(和)
委員長氏名(英)
副委員長氏名(和)
副委員長氏名(英)
幹事氏名(和)
幹事氏名(英)
幹事補佐氏名(和)
幹事補佐氏名(英)

講演論文情報詳細
申込み研究会 Reconfigurable Systems (RECONF)
本文の言語 ENG
タイトル(和)
サブタイトル(和)
タイトル(英) A Parametric Study of Packet-Switched FPGA Overlay Networks
サブタイトル(和)
キーワード(1)(和/英) / FPGA
第 1 著者 氏名(和/英) / Daihan WANG
第 1 著者 所属(和/英)
Department of Information and Computer Science, Keio University
発表年月日 2006-09-15
資料番号 RECONF2006-32
巻番号(vol) vol.106
号番号(no) 247
ページ範囲 pp.-
ページ数 6
発行日