| Presentation | 2006-09-15 A configuration control mechanism for a dynamically reconfigurable processor MuCCRA Hideharu AMANO, Yohei HASEGAWA, Takuro NAKAMURA, Takashi NISHIMURA, Vasutan TANBUNHENG, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | A novel context control method and configuration control method are proposed for dynamically reconfigurable processor MuCCRA (Multi-Core Configurable Reconfigurable Array)-1. One proposal is "context indirect branch" that is a simple but efficient context control method. It is based on a context counter which is changeable with the data from the PE array working on the current context. Since no state transition diagram is needed, both the operational speed and cost are improved. Another proposal is "semi-symmetric configuration control" that uses double buffering mechanism as well as I/O control mechanism. By multicasting configuration data with RoMultiC mechanism, most of configuration loading time can be hidden by the execution. Synthesis results with Rohm's 0.18μm CMOS process, the area required for these control mechanisms are smaller than 3% of the total area. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Dynamically Reconfigurable Processor / High speed configuration / Context control / Dynamic Reconfiguration |
| Paper # | RECONF2006-30 |
| Date of Issue |
| Conference Information | |
| Committee | RECONF |
|---|---|
| Conference Date | 2006/9/8(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Reconfigurable Systems (RECONF) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | A configuration control mechanism for a dynamically reconfigurable processor MuCCRA |
| Sub Title (in English) | |
| Keyword(1) | Dynamically Reconfigurable Processor |
| Keyword(2) | High speed configuration |
| Keyword(3) | Context control |
| Keyword(4) | Dynamic Reconfiguration |
| 1st Author's Name | Hideharu AMANO |
| 1st Author's Affiliation | Dept. of ICS, Keio University() |
| 2nd Author's Name | Yohei HASEGAWA |
| 2nd Author's Affiliation | Dept. of ICS, Keio University |
| 3rd Author's Name | Takuro NAKAMURA |
| 3rd Author's Affiliation | Dept. of ICS, Keio University |
| 4th Author's Name | Takashi NISHIMURA |
| 4th Author's Affiliation | Dept. of ICS, Keio University |
| 5th Author's Name | Vasutan TANBUNHENG |
| 5th Author's Affiliation | Dept. of ICS, Keio University |
| Date | 2006-09-15 |
| Paper # | RECONF2006-30 |
| Volume (vol) | vol.106 |
| Number (no) | 247 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |