| Presentation | 2006-09-15 An Implementation of the Ant Colony Optimization for the MaTriX Processing Engine Mitsutaka NAKANO, Masahiro IIDA, Toshinori SUEYOSHI, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | Embedded system is demanded high performance and multifunction. MaTriX processing engine (MTX), which is developed by Renesas Technology Corp., is a kind of SIMD (Single Instruction Multiple Data) type processor of which it carries many bit-serial ALUs. MTX realizes high performance, a small area, and low power consumption by a design of SRAM and high parallel processing. In this paper, we focus on the parallel processing and discuss to implement an Ant Colony Optimization (ACO) for the MTX. ACO is one of approximate means for optimization problem. We evaluate the ACO by solving Traveling Salesman Problem (TSP) on the MTX. When the operating frequency of MTX is 200MHz, it had more performance compared with Intel Pentium M 1.1GHz. Fine grain operations of MTX make optimization and speedup of processing possible. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | MTX / programmable device / SIMD / ACO / TSP |
| Paper # | RECONF2006-27 |
| Date of Issue |
| Conference Information | |
| Committee | RECONF |
|---|---|
| Conference Date | 2006/9/8(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Reconfigurable Systems (RECONF) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | An Implementation of the Ant Colony Optimization for the MaTriX Processing Engine |
| Sub Title (in English) | |
| Keyword(1) | MTX |
| Keyword(2) | programmable device |
| Keyword(3) | SIMD |
| Keyword(4) | ACO |
| Keyword(5) | TSP |
| 1st Author's Name | Mitsutaka NAKANO |
| 1st Author's Affiliation | Department of Mathematics and Computer Science, Kumamoto University() |
| 2nd Author's Name | Masahiro IIDA |
| 2nd Author's Affiliation | Computer Science and Electrical Engineering, Kumamoto University |
| 3rd Author's Name | Toshinori SUEYOSHI |
| 3rd Author's Affiliation | Computer Science and Electrical Engineering, Kumamoto University |
| Date | 2006-09-15 |
| Paper # | RECONF2006-27 |
| Volume (vol) | vol.106 |
| Number (no) | 247 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |