| Presentation | 2006/6/26 Advanced VLSI Architecture for Intelligent Integrated Systems(Plenary Session,AWAD2006) Michitaka Kameyama, |
|---|---|
| PDF Download Page | PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | Intelligent systems for real-world applications need to achieve very quick response for dynamically changing environment. Toward innovation of high-performance and low-power intelligent integrated systems, we need to develop advanced new VLSI architecture at several hierarchies such as architecture, logic, circuit and device levels. Programmability, logic-in-memory, self-adaptation, and real-time optimization will be key concepts to implement low-power VLSI processors under time and area constraints. Especially, we focus on new architecture which likely to be of great help for us to develop next-generation functional devices. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Intelligent Integrated System / Logic-In-Memory VLSI / Reconfigurable VLSI / Self-Adaptation / Real-Time Optimization / Intra-Chip Packet Data Transfer |
| Paper # | ED2006-57,SDM2006-65 |
| Date of Issue |
| Conference Information | |
| Committee | SDM |
|---|---|
| Conference Date | 2006/6/26(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Silicon Device and Materials (SDM) |
|---|---|
| Language | ENG |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Advanced VLSI Architecture for Intelligent Integrated Systems(Plenary Session,AWAD2006) |
| Sub Title (in English) | |
| Keyword(1) | Intelligent Integrated System |
| Keyword(2) | Logic-In-Memory VLSI |
| Keyword(3) | Reconfigurable VLSI |
| Keyword(4) | Self-Adaptation |
| Keyword(5) | Real-Time Optimization |
| Keyword(6) | Intra-Chip Packet Data Transfer |
| 1st Author's Name | Michitaka Kameyama |
| 1st Author's Affiliation | Graduate School of Information Sciences, Tohoku University() |
| Date | 2006/6/26 |
| Paper # | ED2006-57,SDM2006-65 |
| Volume (vol) | vol.106 |
| Number (no) | 138 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |