Presentation 2006/6/9
A Frame Rate Up-Conversion Method Based on Block Matching Algorithm
Shinya FUJIWARA, Akira TAGUCHI,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) In this paper, we propose a frame rate up-conversion (FRUC) method using the motion compensation (MC) based on block matching algorithm (BMA). The property of the BMA is changed by the size of block. It is desirable for small moving object to set block size small. On the other hand, we would like to set the block size large in the global motion region. Therefore, the block size is decided depend on the property of the local region of frame image. In this paper, we present a novel FRUC technique based on the motion compensated interpolation with multi-size blocks. At first, the frame image is divided into 8×8 blocks and motion vectors are estimated for each 8×8 block. Next, the similar motion blocks are merged into one block. Thus the proposed method reduces block artifacts and realizes the clear interpolation of moving objects regardless of the size of those.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) frame rate up-conversion / motion estimation / motion-compensated interpolation
Paper # SIS2006-15
Date of Issue

Conference Information
Committee SIS
Conference Date 2006/6/9(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Smart Info-Media Systems (SIS)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) A Frame Rate Up-Conversion Method Based on Block Matching Algorithm
Sub Title (in English)
Keyword(1) frame rate up-conversion
Keyword(2) motion estimation
Keyword(3) motion-compensated interpolation
1st Author's Name Shinya FUJIWARA
1st Author's Affiliation Department of Electrical and Electronic Engineering, Musashi Institute of Technology()
2nd Author's Name Akira TAGUCHI
2nd Author's Affiliation Department of Electrical and Electronic Engineering, Musashi Institute of Technology
Date 2006/6/9
Paper # SIS2006-15
Volume (vol) vol.106
Number (no) 96
Page pp.pp.-
#Pages 6
Date of Issue