Presentation 2006-05-19
An FPGA Implementation of Modulator/Demodulator for High-Speed Wireless Communication System with CI-OFDM
Naoto UMEHARA, Yuki MATSUMOTO, Takayuki NAKATANI, Tomonori IZUMI, Minoru OKADA, Toshihiro MASAKI,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) This paper presents a prototype implementation of the modulator/demodulator for the broadband wireless communication systems with CI-OFDM. Our architectures and designs of the FFT modules which require careful timing and data-flow controls and the signal equalizer module which needs high computational performance.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) CI-OFDM / FPGA / prototyping / modulation / CI spreading / equalizer / pipelined processing
Paper # RECONF2006-17
Date of Issue

Conference Information
Committee RECONF
Conference Date 2006/5/12(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Reconfigurable Systems (RECONF)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) An FPGA Implementation of Modulator/Demodulator for High-Speed Wireless Communication System with CI-OFDM
Sub Title (in English)
Keyword(1) CI-OFDM
Keyword(2) FPGA
Keyword(3) prototyping
Keyword(4) modulation
Keyword(5) CI spreading
Keyword(6) equalizer
Keyword(7) pipelined processing
1st Author's Name Naoto UMEHARA
1st Author's Affiliation Graduate School of Science and Engineering, Ritsumeikan University:Synthesis Corporation()
2nd Author's Name Yuki MATSUMOTO
2nd Author's Affiliation Graduate School of Science and Engineering, Ritsumeikan University:Synthesis Corporation
3rd Author's Name Takayuki NAKATANI
3rd Author's Affiliation Graduate School of Science and Engineering, Ritsumeikan University:Synthesis Corporation
4th Author's Name Tomonori IZUMI
4th Author's Affiliation Graduate School of Science and Engineering, Ritsumeikan University:Department of VLSI System Design, Ritsumeikan University:Synthesis Corporation
5th Author's Name Minoru OKADA
5th Author's Affiliation Graduate School of Information Science, Nara Institute of Science and Technology:Synthesis Corporation
6th Author's Name Toshihiro MASAKI
6th Author's Affiliation Center for Advanced Science and Innovation, Osaka University:Synthesis Corporation
Date 2006-05-19
Paper # RECONF2006-17
Volume (vol) vol.106
Number (no) 50
Page pp.pp.-
#Pages 6
Date of Issue