Presentation | 2006-05-18 Implementation and Evaluation of General-Purpose Host Interface on ReCSiP Board Toshinori KOJIMA, Yasunori OSANA, Masato YOSHIMI, Yow IWAOKA, Yuri NISHIKAWA, Akira FUNAHASHI, Noriko HIROI, Yuichiro SHIBATA, Naoki IWANAGA, Hiroaki KITANO, Hideharu AMANO, |
---|---|
PDF Download Page | PDF download Page Link |
Abstract(in Japanese) | (See Japanese page) |
Abstract(in English) | Recently, FPGA-based accelerators draw attention as high throughput computing platforms for personal use. Cooperative systems of FPGA and host PC require large bandwidth for host-FPGA interconnection, and also general versatility for connecting with hardware modules in FPGAs. We are developing a high performance computational platform called ReCSiP, an FPGA board with a PCI bus interface and memories. Its target application is biochemical simulations, but it can also be used for varieties of applications by cooperative operation with a host PC. This report focuses on a development of a general-purpose host interface for connecting host PC and ReCSiP board. As the result, the speed of "busmaster read" (data transfer fromReCSiP to host) and "busmaster write" (host to ReCSiP) has been enhanced to 256MB/S and 80MB/s, respectively. |
Keyword(in Japanese) | (See Japanese page) |
Keyword(in English) | Host Interface / PCI / FPGA |
Paper # | RECONF2006-10 |
Date of Issue |
Conference Information | |
Committee | RECONF |
---|---|
Conference Date | 2006/5/11(1days) |
Place (in Japanese) | (See Japanese page) |
Place (in English) | |
Topics (in Japanese) | (See Japanese page) |
Topics (in English) | |
Chair | |
Vice Chair | |
Secretary | |
Assistant |
Paper Information | |
Registration To | Reconfigurable Systems (RECONF) |
---|---|
Language | JPN |
Title (in Japanese) | (See Japanese page) |
Sub Title (in Japanese) | (See Japanese page) |
Title (in English) | Implementation and Evaluation of General-Purpose Host Interface on ReCSiP Board |
Sub Title (in English) | |
Keyword(1) | Host Interface |
Keyword(2) | PCI |
Keyword(3) | FPGA |
1st Author's Name | Toshinori KOJIMA |
1st Author's Affiliation | Graduate School of Science and Technology, Keio University() |
2nd Author's Name | Yasunori OSANA |
2nd Author's Affiliation | Graduate School of Science and Technology, Keio University |
3rd Author's Name | Masato YOSHIMI |
3rd Author's Affiliation | Graduate School of Science and Technology, Keio University |
4th Author's Name | Yow IWAOKA |
4th Author's Affiliation | Graduate School of Science and Technology, Keio University |
5th Author's Name | Yuri NISHIKAWA |
5th Author's Affiliation | Graduate School of Science and Technology, Keio University |
6th Author's Name | Akira FUNAHASHI |
6th Author's Affiliation | Kitano Symbiotic Project, ERATO-SORST, Japan Science and Technology Corporation |
7th Author's Name | Noriko HIROI |
7th Author's Affiliation | Kitano Symbiotic Project, ERATO-SORST, Japan Science and Technology Corporation |
8th Author's Name | Yuichiro SHIBATA |
8th Author's Affiliation | Department of Computer and Information Sciences, Nagasaki University |
9th Author's Name | Naoki IWANAGA |
9th Author's Affiliation | Department of Computer and Information Sciences, Nagasaki University |
10th Author's Name | Hiroaki KITANO |
10th Author's Affiliation | Kitano Symbiotic Project, ERATO-SORST, Japan Science and Technology Corporation |
11th Author's Name | Hideharu AMANO |
11th Author's Affiliation | Graduate School of Science and Technology, Keio University |
Date | 2006-05-18 |
Paper # | RECONF2006-10 |
Volume (vol) | vol.106 |
Number (no) | 49 |
Page | pp.pp.- |
#Pages | 6 |
Date of Issue |