| Presentation | 2006-03-03 Implementation of RFID (ISO18000-3 mode 2) Reader Writer on Software Defined Radio Hideki KAWAMURA, Kyoji OHASHI, Yuichi NAKAGAWA, Reina KOMORI, Masahiro MURAGUCHI, Kei SAKAGUCHI, Kiyomichi ARAKI, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | Implementation of RFID reader/writer on software defined radio is studied in this report. The target RFID is ISO18000-3 mode 2 which has 8 reply channels for simultaneous communication with 8 different RFID tags. In the software defined radio architecture, the 8 reply channels are sampled at a single A/D converter and separated by digital down converters, whereas conventional RFID architecture has redundant 8 parallel analog down converters. A novel time division multiplexing digital down converter is proposed for cost and size efficient implementation of multi-channel digital down converter. Moreover the proposed architecture is implemented on a FPGA evaluation board, and a validity of the system is confirmed on a real hardware. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | RFID / ISO18000-3 mode2 / software defined radio / Time Division Multiplex / Implementing in FPGA |
| Paper # | SR2005-74 |
| Date of Issue |
| Conference Information | |
| Committee | SR |
|---|---|
| Conference Date | 2006/2/23(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Software Radio(SR) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Implementation of RFID (ISO18000-3 mode 2) Reader Writer on Software Defined Radio |
| Sub Title (in English) | |
| Keyword(1) | RFID |
| Keyword(2) | ISO18000-3 mode2 |
| Keyword(3) | software defined radio |
| Keyword(4) | Time Division Multiplex |
| Keyword(5) | Implementing in FPGA |
| 1st Author's Name | Hideki KAWAMURA |
| 1st Author's Affiliation | The Nippon Signal Co.,Ltd.() |
| 2nd Author's Name | Kyoji OHASHI |
| 2nd Author's Affiliation | The Nippon Signal Co.,Ltd. |
| 3rd Author's Name | Yuichi NAKAGAWA |
| 3rd Author's Affiliation | Tokyo University of Science |
| 4th Author's Name | Reina KOMORI |
| 4th Author's Affiliation | Tokyo University of Science |
| 5th Author's Name | Masahiro MURAGUCHI |
| 5th Author's Affiliation | Tokyo University of Science |
| 6th Author's Name | Kei SAKAGUCHI |
| 6th Author's Affiliation | Tokyo Institute of Technology |
| 7th Author's Name | Kiyomichi ARAKI |
| 7th Author's Affiliation | Tokyo Institute of Technology |
| Date | 2006-03-03 |
| Paper # | SR2005-74 |
| Volume (vol) | vol.105 |
| Number (no) | 625 |
| Page | pp.pp.- |
| #Pages | 8 |
| Date of Issue | |