Presentation 2006/3/9
A Study of the Execution Path Number and the Accuracy of Path-Based Statistical Timing Analysis
Katsumi HOMMA, Toshiyuki SHIBUYA, Izumi NITTA, Hidetoshi MATSUOKA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) Statistical Timing Analysis (SSTA) is a method that calculates circuit delay statistically with process variation, of Static Timing Analysis (STA) uses the latest delay path (worst path) to determine the circuit performance. On the contrary, SSTA has to consider the paths that have smaller delay than the latest, because of natures of statistical operations of delay distributions. The delay impact of a path to the circuit performance depends on the delay difference between the mean of delay distribution of the path and the latest. Since the statistical delay calculation is time-consuming, it is necessary to estimate the effective path number. In this paper, we propose the method that estimates effective path number for executing SSTA accurately.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Statistical Timing Analysis / Path Based Analysis
Paper # DC2005-94
Date of Issue

Conference Information
Committee DC
Conference Date 2006/3/9(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Dependable Computing (DC)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) A Study of the Execution Path Number and the Accuracy of Path-Based Statistical Timing Analysis
Sub Title (in English)
Keyword(1) Statistical Timing Analysis
Keyword(2) Path Based Analysis
1st Author's Name Katsumi HOMMA
1st Author's Affiliation FUJITSU LABORATORIES LTD.()
2nd Author's Name Toshiyuki SHIBUYA
2nd Author's Affiliation FUJITSU LABORATORIES LTD.
3rd Author's Name Izumi NITTA
3rd Author's Affiliation FUJITSU LABORATORIES LTD.
4th Author's Name Hidetoshi MATSUOKA
4th Author's Affiliation FUJITSU LABORATORIES LTD.
Date 2006/3/9
Paper # DC2005-94
Volume (vol) vol.105
Number (no) 671
Page pp.pp.-
#Pages 6
Date of Issue