Presentation 2006-03-09
Improved Network Processor for Dynamic Packet Flows and Its Experimental Evaluations
Hidetaka TABUCHI, Shunitsu KOHARA, Nozomu TOGAWA, Masao YANAGISAWA, Tatsuo OHTSUKI,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) A network processor for dynamic packet flows can behave adaptively on dynamic communication data-flows. This paper proposes a CAM module for an improved network processor for dynamic packet flows. We divide routing information based on the rate of required IP prefix length on a network and design a CAM module composed of CAM and TCAM utilizing this information. The CAM module can reduce the area and improve the throughput of a network processor compared with a conventional one. The effectiveness of the CAM module is shown through implementations and exparimental evalutions. In the hardware evalution using 0.35μm CMOS standerd library, the area can be reduced by 11.9%, and its throughput improved by up to 16.3%.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Network Processor / CAM module / area / packet processing
Paper # VLD2005-112,ICD2005-229
Date of Issue

Conference Information
Committee ICD
Conference Date 2006/3/2(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Integrated Circuits and Devices (ICD)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Improved Network Processor for Dynamic Packet Flows and Its Experimental Evaluations
Sub Title (in English)
Keyword(1) Network Processor
Keyword(2) CAM module
Keyword(3) area
Keyword(4) packet processing
1st Author's Name Hidetaka TABUCHI
1st Author's Affiliation Dept. of Computer Science, Waseda University()
2nd Author's Name Shunitsu KOHARA
2nd Author's Affiliation Dept. of Computer Science, Waseda University
3rd Author's Name Nozomu TOGAWA
3rd Author's Affiliation Dept. of Computer Science, Waseda University
4th Author's Name Masao YANAGISAWA
4th Author's Affiliation Dept. of Computer Science, Waseda University
5th Author's Name Tatsuo OHTSUKI
5th Author's Affiliation Dept. of Computer Science, Waseda University
Date 2006-03-09
Paper # VLD2005-112,ICD2005-229
Volume (vol) vol.105
Number (no) 646
Page pp.pp.-
#Pages 6
Date of Issue