Presentation | 2006-03-09 An accurate static power analysis method which considers temporal local transition density Tatsuya YAMAMOTO, Yuu YAMASHITA, Katsuhiro OSHIKAWA, Masahiro FUKUI, |
---|---|
PDF Download Page | ![]() |
Abstract(in Japanese) | (See Japanese page) |
Abstract(in English) | For the logic level power estimation, there are two types of algorithms, i.e. dynamic and static ones, conventionally. The static power estimation is based on an average switching activity of each logic gate using an average transition density of input vector stream. Dynamic algorithm depends on input vector sequence but static one depends only on the average of input vector. Using the average input vector brings lack of information that characterizes each input vector sequence, which causes inaccuracy but less computation time. This paper proposes a new algorithm that calculates local transition density in time domain by dividing input vector. That achieves more accuracy and less computation time. |
Keyword(in Japanese) | (See Japanese page) |
Keyword(in English) | static power estimation / gate level / switching activity |
Paper # | VLD2005-110,ICD2005-227 |
Date of Issue |
Conference Information | |
Committee | ICD |
---|---|
Conference Date | 2006/3/2(1days) |
Place (in Japanese) | (See Japanese page) |
Place (in English) | |
Topics (in Japanese) | (See Japanese page) |
Topics (in English) | |
Chair | |
Vice Chair | |
Secretary | |
Assistant |
Paper Information | |
Registration To | Integrated Circuits and Devices (ICD) |
---|---|
Language | JPN |
Title (in Japanese) | (See Japanese page) |
Sub Title (in Japanese) | (See Japanese page) |
Title (in English) | An accurate static power analysis method which considers temporal local transition density |
Sub Title (in English) | |
Keyword(1) | static power estimation |
Keyword(2) | gate level |
Keyword(3) | switching activity |
1st Author's Name | Tatsuya YAMAMOTO |
1st Author's Affiliation | Department of Electrical and Electronic Engineering, Ritsumeikan University() |
2nd Author's Name | Yuu YAMASHITA |
2nd Author's Affiliation | Department of Information Science and Systems Engineering, Ritsumeikan University |
3rd Author's Name | Katsuhiro OSHIKAWA |
3rd Author's Affiliation | Department of Information Science and Systems Engineering, Ritsumeikan University |
4th Author's Name | Masahiro FUKUI |
4th Author's Affiliation | Department of VLSI System Design, Ritsumeikan University |
Date | 2006-03-09 |
Paper # | VLD2005-110,ICD2005-227 |
Volume (vol) | vol.105 |
Number (no) | 646 |
Page | pp.pp.- |
#Pages | 6 |
Date of Issue |