Presentation | 2006/2/10 A High-Level Memory Test Description Language for Dynamic Reconfigurable Memory Tester and Convertion to VHDL Satoru MORIYA, Takeshi YANASE, Yukihiro IGUCHI, Shuichi KAMEYAMA, Hiromi SHIMADA, |
---|---|
PDF Download Page | PDF download Page Link |
Abstract(in Japanese) | (See Japanese page) |
Abstract(in English) | MM5 developed by Fujitsu is the dynamic reconfigurable memory tester with the high-level test synthesis function. Users can specify test patterns by combining embedded test patterns, and adjusting parameters. However, when they need new test patterns, they have to specify corresponding test pattern generators in VHDL. We proposed a method in which users can specify test patterns using a high-level test pattern description language, and convert them to VHDL. This paper shows a converter which can handle two kinds of memory modules, SDRAMs and DDR SDRAMs. We have described major test patterns using proposed language, and converted to VHDL. We have implemented them on a XILINX FPGA Vertex-II in MM5 using Exempler Logic Leonardo Spectrum ver. 2002b.21, XILINX Project Navigator ver. 6.203i. They can work 119-127 MHz for SDRAM testings, and 75-87 MHz for DDR SDRAM testings on MM5. |
Keyword(in Japanese) | (See Japanese page) |
Keyword(in English) | |
Paper # | DC2005-79 |
Date of Issue |
Conference Information | |
Committee | DC |
---|---|
Conference Date | 2006/2/10(1days) |
Place (in Japanese) | (See Japanese page) |
Place (in English) | |
Topics (in Japanese) | (See Japanese page) |
Topics (in English) | |
Chair | |
Vice Chair | |
Secretary | |
Assistant |
Paper Information | |
Registration To | Dependable Computing (DC) |
---|---|
Language | JPN |
Title (in Japanese) | (See Japanese page) |
Sub Title (in Japanese) | (See Japanese page) |
Title (in English) | A High-Level Memory Test Description Language for Dynamic Reconfigurable Memory Tester and Convertion to VHDL |
Sub Title (in English) | |
Keyword(1) | |
1st Author's Name | Satoru MORIYA |
1st Author's Affiliation | Depertment of Computer Science, Meiji University() |
2nd Author's Name | Takeshi YANASE |
2nd Author's Affiliation | Fujitsu Limited |
3rd Author's Name | Yukihiro IGUCHI |
3rd Author's Affiliation | Depertment of Computer Science, Meiji University |
4th Author's Name | Shuichi KAMEYAMA |
4th Author's Affiliation | Fujitsu Limited |
5th Author's Name | Hiromi SHIMADA |
5th Author's Affiliation | Fujitsu Limited |
Date | 2006/2/10 |
Paper # | DC2005-79 |
Volume (vol) | vol.105 |
Number (no) | 607 |
Page | pp.pp.- |
#Pages | 6 |
Date of Issue |