Presentation 2005-12-01
FPGA implementation of H.264/AVC encoder using soft processor core
Yutaka Okamoto, Keisuke Iwai, Takakazu Kurokawa,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) The H.264/AVC is the latest video coding standard. Although H.264/AVC has high compression efficiency, it requires enormous processing resources for the encoding and decoding processes. Thus the decrease of these processes and their speed-up is important. This paper reports on H.264/AVC implementation on FPGA using system design tool with soft processor core, MicroBlaze aiming of an efficient implementation of H.264 encoder, which requires processing resources.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) H.264 / soft processor core / encoder / implementation / FPGA
Paper # RECONF2005-69
Date of Issue

Conference Information
Committee RECONF
Conference Date 2005/11/24(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Reconfigurable Systems (RECONF)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) FPGA implementation of H.264/AVC encoder using soft processor core
Sub Title (in English)
Keyword(1) H.264
Keyword(2) soft processor core
Keyword(3) encoder
Keyword(4) implementation
Keyword(5) FPGA
1st Author's Name Yutaka Okamoto
1st Author's Affiliation Computer Science, National Defense Academy()
2nd Author's Name Keisuke Iwai
2nd Author's Affiliation Computer Science, National Defense Academy
3rd Author's Name Takakazu Kurokawa
3rd Author's Affiliation Computer Science, National Defense Academy
Date 2005-12-01
Paper # RECONF2005-69
Volume (vol) vol.105
Number (no) 451
Page pp.pp.-
#Pages 6
Date of Issue