Presentation 2005-12-01
Study of Audio Signal Processing on Reconfigurable Processor "FE-GA"
Hiroshi TANAKA, Takanobu TSUNODA, Youhei AKITA, Masashi TAKADA, Masaki ITO, Makoto SATOH,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) The performance improvement by the frequency improvement of the processor becomes difficult in embedded LSI, and the processor of new directionality is required. We examined dynamic re-configuration processor "Flexible Engine/Generic ALU Array(FE-GA)" which excelling performance/power and performance/area to the audio codec. As a result, it was shown that 8X speed AAC encoding was possible by the simulator of the combination of general-purpose processor 200MHz and FE-GA 100MHz. It additionally reports on the evaluations of the FIR filter and the matrix multiplication, etc. as a signal processing bench mark.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Dynamic Reconfigurable / Processor / Signal Processing / Audio / AAC
Paper # RECONF2005-67
Date of Issue

Conference Information
Committee RECONF
Conference Date 2005/11/24(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Reconfigurable Systems (RECONF)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Study of Audio Signal Processing on Reconfigurable Processor "FE-GA"
Sub Title (in English)
Keyword(1) Dynamic Reconfigurable
Keyword(2) Processor
Keyword(3) Signal Processing
Keyword(4) Audio
Keyword(5) AAC
1st Author's Name Hiroshi TANAKA
1st Author's Affiliation Central Research Lab., Hitachi, Ltd.()
2nd Author's Name Takanobu TSUNODA
2nd Author's Affiliation Central Research Lab., Hitachi, Ltd.
3rd Author's Name Youhei AKITA
3rd Author's Affiliation Central Research Lab., Hitachi, Ltd.
4th Author's Name Masashi TAKADA
4th Author's Affiliation Central Research Lab., Hitachi, Ltd.
5th Author's Name Masaki ITO
5th Author's Affiliation Central Research Lab., Hitachi, Ltd.
6th Author's Name Makoto SATOH
6th Author's Affiliation Systems Development Lab., Hitachi, Ltd.
Date 2005-12-01
Paper # RECONF2005-67
Volume (vol) vol.105
Number (no) 451
Page pp.pp.-
#Pages 5
Date of Issue