Presentation 2005-12-01
Overview of Reconfigurable Processor FE-GA for Digital Media
Takanobu TSUNODA, Masashi TAKADA, Yohei AKITA, Hiroshi TANAKA, Makoto SATOH, Masaki ITO,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) We developed a dynamically-reconfigurable processor Flexible Engine/Generic ALU array (FE-GA) targeting to digital media processing, which holds as a base structure an Operation Cell Array composed of 2-dimensionally-arrayed ALUs providing dynamically changeable functionality, and is connectable to various host CPUs. FE-GA integrates a Crossbar Network supporting internal data transfer at high level of freedom, plural banks of local memory for operation data storage, and in addition, peripheral function modules enabling effective 2-level hierarchical configuration data memory with background transfer, and autonomous sequence control, which performs as an independent subsystem.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) ALU / Dynamically Reconfigurable Processor / Crossbar Network / Hierarchical Memory
Paper # RECONF2005-65
Date of Issue

Conference Information
Committee RECONF
Conference Date 2005/11/24(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Reconfigurable Systems (RECONF)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Overview of Reconfigurable Processor FE-GA for Digital Media
Sub Title (in English)
Keyword(1) ALU
Keyword(2) Dynamically Reconfigurable Processor
Keyword(3) Crossbar Network
Keyword(4) Hierarchical Memory
1st Author's Name Takanobu TSUNODA
1st Author's Affiliation Central Research Laboratory, Hitachi, Ltd.()
2nd Author's Name Masashi TAKADA
2nd Author's Affiliation Central Research Laboratory, Hitachi, Ltd.
3rd Author's Name Yohei AKITA
3rd Author's Affiliation Central Research Laboratory, Hitachi, Ltd.
4th Author's Name Hiroshi TANAKA
4th Author's Affiliation Central Research Laboratory, Hitachi, Ltd.
5th Author's Name Makoto SATOH
5th Author's Affiliation System Development Laboratory, Hitachi Ltd.
6th Author's Name Masaki ITO
6th Author's Affiliation Central Research Laboratory, Hitachi, Ltd.
Date 2005-12-01
Paper # RECONF2005-65
Volume (vol) vol.105
Number (no) 451
Page pp.pp.-
#Pages 5
Date of Issue