Presentation 2005-12-01
Proposal of a virus check system using FPGA
Kei Shimane, Yosuke Iijima, Eiichi Takahashi, Tatsumi Furuya, Tetsuya Higuchi,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) As regular broadband connections to the Internet are now common in homes, private users need to take measures against various security risks, such as computer viruses. We propose a new virus check method that replaces conventional virus check systems, which are implemented by software, by employing reconfigurable hardware. Our proposed method executes virus checks using an FPGA (Field Programmable Gate Array), which is a reconfigurable hardware device, with the virus check system being incorporated between the computer to be protected and the LAN. With this approach, we can realize (1) high-speed virus checks, without incurring communication bottlenecks, (2) a safer security measure, which prevents viruses from entering the protected computer, and (3) a universal security system that can be used with any type of computer (from PCs, workstations to digital home appliances). In this paper, we first outline our proposed method. Then, we describe the structure of a prototype system for principle verification, and finally we focus on key features of the proposed checking method, which involves the generation of matching logic and automatic updating of the FPGA.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Network Security / Computer Virus / Reconfigurable Hardware / FPGA / Virus Check / Hardware Matching / 10G Ethernet
Paper # RECONF2005-63
Date of Issue

Conference Information
Committee RECONF
Conference Date 2005/11/24(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Reconfigurable Systems (RECONF)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Proposal of a virus check system using FPGA
Sub Title (in English)
Keyword(1) Network Security
Keyword(2) Computer Virus
Keyword(3) Reconfigurable Hardware
Keyword(4) FPGA
Keyword(5) Virus Check
Keyword(6) Hardware Matching
Keyword(7) 10G Ethernet
1st Author's Name Kei Shimane
1st Author's Affiliation Toho University()
2nd Author's Name Yosuke Iijima
2nd Author's Affiliation University of Tsukuba
3rd Author's Name Eiichi Takahashi
3rd Author's Affiliation National Institute of Advanced Industrial Science and Technology
4th Author's Name Tatsumi Furuya
4th Author's Affiliation Toho University
5th Author's Name Tetsuya Higuchi
5th Author's Affiliation National Institute of Advanced Industrial Science and Technology
Date 2005-12-01
Paper # RECONF2005-63
Volume (vol) vol.105
Number (no) 451
Page pp.pp.-
#Pages 6
Date of Issue