Presentation 2005-11-30
Variable Grain Logic Cell Architecture for Reconfigurable Device
Motoki AMAGASAKI, Hideaki NAKAYAMA, Naoto HAMABE, Masahiro IIDA, Toshinori SUEYOSHI,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) Reconfigurable logic devices are classified into the fine-grained approach and the coarse-grained approach by the granularity of its basic logic cell. Since there are suitable and unsuitable operations for these devices, it is difficult to always balance between the operation speed and the area efficiency in a application. To solve this problem, we propose a new logic cell architecture that based 4-bit ripple carry adder with configuration memory. It becomes possible to realize two features which are high-speed in coarse-grained cell and versatility in fine-grained cell. In this paper, we evaluated our logic cell by using the logic synthesis library. As a result, we found that our proposed cell has enough the area efficiency by its gate structure. Moreover, the number of configuration memory bits was reduced by about 15% than 4-LUT in arithmetic operations.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) reconfigurable logic / granularity
Paper # RECONF2005-53
Date of Issue

Conference Information
Committee RECONF
Conference Date 2005/11/23(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Reconfigurable Systems (RECONF)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Variable Grain Logic Cell Architecture for Reconfigurable Device
Sub Title (in English)
Keyword(1) reconfigurable logic
Keyword(2) granularity
1st Author's Name Motoki AMAGASAKI
1st Author's Affiliation Graduate School of Science and Technology, Kumamoto University()
2nd Author's Name Hideaki NAKAYAMA
2nd Author's Affiliation Graduate School of Science and Technology, Kumamoto University
3rd Author's Name Naoto HAMABE
3rd Author's Affiliation Graduate School of Science and Technology, Kumamoto University
4th Author's Name Masahiro IIDA
4th Author's Affiliation The faculty of engineering, Kumamoto University
5th Author's Name Toshinori SUEYOSHI
5th Author's Affiliation The faculty of engineering, Kumamoto University
Date 2005-11-30
Paper # RECONF2005-53
Volume (vol) vol.105
Number (no) 450
Page pp.pp.-
#Pages 6
Date of Issue