Presentation 2005-12-02
Handling of Variables and Functions for Software Compatible Hardware Synthesizer CCAP
Kenichi NISHIGUCHI, Nagisa ISHIURA, Masanari NISHIMURA, Hiroyuki KANBARA, Hiroyuki TOMIYAMA, Yutetsu TAKATSUKASA, Manabu KOTANI,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) We are developing a high-level synthesis tool named CCAP (C Compatible Architecture Prototyper), which synthesizes arbitrary functions in ANSI-C programs into hardware modules callable from the remaining functions executed on a CPU. The synthesized hardware shares the entire memory space with the CPU and transfers data and controls through global variables. This eliminates the necessity of designing an interface for each hardware module. Programs including pointers are synthesized in a natural way, so that arrays and dynamic data allocated in the software may be accessed from the hardware using pointers. In this paper, we present the key synthesis techniques employed in CCAP, including the handling of variables, the mechanism of function calls using global variables, and scheduling of the function calls.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) CCAP / high-level synthesis / behavioral synthesis / hardware-software codesign
Paper # VLD2005-79,ICD2005-174,DC2005-56
Date of Issue

Conference Information
Committee DC
Conference Date 2005/11/25(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Dependable Computing (DC)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Handling of Variables and Functions for Software Compatible Hardware Synthesizer CCAP
Sub Title (in English)
Keyword(1) CCAP
Keyword(2) high-level synthesis
Keyword(3) behavioral synthesis
Keyword(4) hardware-software codesign
1st Author's Name Kenichi NISHIGUCHI
1st Author's Affiliation School of Science & Technology, Kwansei Gakuin University()
2nd Author's Name Nagisa ISHIURA
2nd Author's Affiliation School of Science & Technology, Kwansei Gakuin University
3rd Author's Name Masanari NISHIMURA
3rd Author's Affiliation School of Science & Technology, Kwansei Gakuin University
4th Author's Name Hiroyuki KANBARA
4th Author's Affiliation ASTEM RI
5th Author's Name Hiroyuki TOMIYAMA
5th Author's Affiliation Graduate School of Information Science, Nagoya University
6th Author's Name Yutetsu TAKATSUKASA
6th Author's Affiliation Graduate School of Informatics, Kyoto University
7th Author's Name Manabu KOTANI
7th Author's Affiliation Graduate School of Informatics, Kyoto University
Date 2005-12-02
Paper # VLD2005-79,ICD2005-174,DC2005-56
Volume (vol) vol.105
Number (no) 449
Page pp.pp.-
#Pages 6
Date of Issue