Presentation 2005-10-17
A Main Memory Database Using a Memory Subsystem with Comparator Arrays
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) We propose hardware supported intelligent memory access schemes for high performance database operations. The proposed memory access models are optimized for main memory databases by eliminating unnecessary data transfers from the main memory accesses. In addition, we introduce database operations with a comparator array installed in a memory module, which allows simple predicate matching to be processed in the memory to reduce traffic between the CPU and the main memory. In this paper, we evaluate the query processing performance using introduced memory access schemes and show that hardware support memory accesses improve the performance of the main memory database operations.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) main memory database / memory subsystem / comparator array / query processing
Paper # DE2005-131,DC2005-25
Date of Issue

Conference Information
Committee DC
Conference Date 2005/10/10(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Vice Chair

Paper Information
Registration To Dependable Computing (DC)
Language ENG
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) A Main Memory Database Using a Memory Subsystem with Comparator Arrays
Sub Title (in English)
Keyword(1) main memory database
Keyword(2) memory subsystem
Keyword(3) comparator array
Keyword(4) query processing
1st Author's Name Jun MIYAZAKI
1st Author's Affiliation Graduate School of Information Science, NAIST PRESTO, Japan Science and Technology Agency Keihanna Science City()
Date 2005-10-17
Paper # DE2005-131,DC2005-25
Volume (vol) vol.105
Number (no) 339
Page pp.pp.-
#Pages 6
Date of Issue