Presentation 2005-09-16
A FPGA Based Hardware/Software Co-learning System
Hoang Anh TUAN, Koichiro NAKAMURA, Shoichiro NAMBA, Katsuhiro YAMAZAKI, Shigeru OYANAGI,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) Our hardware/software co-learning system aims to teach both hardware and software, which concerns to the key aspects of hardware and software, and the mutual interactions between them. In the system, various microprocessor architectures in combination with operations of instructions can be not only virtually executed by a software simulator, but also verified on a FPGA board computer. This paper describes the architecture of the system, and some experiments on the design, implementation and verification of single cycle/superscalar/pipeline processors. Then, improvements of the system are discussed.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Hardware/software co-learning / microprocessor architecture / FPGA board computer / simulator / processor design
Paper # RECONF2005-48
Date of Issue

Conference Information
Committee RECONF
Conference Date 2005/9/9(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Reconfigurable Systems (RECONF)
Language ENG
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) A FPGA Based Hardware/Software Co-learning System
Sub Title (in English)
Keyword(1) Hardware/software co-learning
Keyword(2) microprocessor architecture
Keyword(3) FPGA board computer
Keyword(4) simulator
Keyword(5) processor design
1st Author's Name Hoang Anh TUAN
1st Author's Affiliation Graduate School of Science and Engineering, Ritsumeikan University()
2nd Author's Name Koichiro NAKAMURA
2nd Author's Affiliation Graduate School of Science and Engineering, Ritsumeikan University
3rd Author's Name Shoichiro NAMBA
3rd Author's Affiliation Graduate School of Science and Engineering, Ritsumeikan University
4th Author's Name Katsuhiro YAMAZAKI
4th Author's Affiliation Graduate School of Science and Engineering, Ritsumeikan University
5th Author's Name Shigeru OYANAGI
5th Author's Affiliation Graduate School of Science and Engineering, Ritsumeikan University
Date 2005-09-16
Paper # RECONF2005-48
Volume (vol) vol.105
Number (no) 288
Page pp.pp.-
#Pages 6
Date of Issue