Presentation 2005-09-16
Study of Optimal Vth Assigning Algorithm in Flex Power FPGA
Takashi KAWANAMI, Masakazu HIOKI, Toshiyuki TSUTSUMI, Tadashi NAKAGAWA, Toshihiro SEKIGAWA, Hanpei KOIKE,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) The Flex Power FPGA is a new FPGA architecture which enabled high speed and low power consumption by controling threshold voltage of transistors. This paper discusses the low power consumption search algorithm which assigns the optimal threshold voltage in the Flex Power FPGA.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) FPGA / VPR / threshold voltage control / low-power consumption / optimization algorithm
Paper # RECONF2005-46
Date of Issue

Conference Information
Committee RECONF
Conference Date 2005/9/9(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Reconfigurable Systems (RECONF)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Study of Optimal Vth Assigning Algorithm in Flex Power FPGA
Sub Title (in English)
Keyword(1) FPGA
Keyword(2) VPR
Keyword(3) threshold voltage control
Keyword(4) low-power consumption
Keyword(5) optimization algorithm
1st Author's Name Takashi KAWANAMI
1st Author's Affiliation Electroinformatics Group, Nanoelectronics Research Institute, AIST()
2nd Author's Name Masakazu HIOKI
2nd Author's Affiliation Electroinformatics Group, Nanoelectronics Research Institute, AIST
3rd Author's Name Toshiyuki TSUTSUMI
3rd Author's Affiliation Electroinformatics Group, Nanoelectronics Research Institute, AIST:Meiji University
4th Author's Name Tadashi NAKAGAWA
4th Author's Affiliation Electroinformatics Group, Nanoelectronics Research Institute, AIST
5th Author's Name Toshihiro SEKIGAWA
5th Author's Affiliation Electroinformatics Group, Nanoelectronics Research Institute, AIST
6th Author's Name Hanpei KOIKE
6th Author's Affiliation Electroinformatics Group, Nanoelectronics Research Institute, AIST
Date 2005-09-16
Paper # RECONF2005-46
Volume (vol) vol.105
Number (no) 288
Page pp.pp.-
#Pages 6
Date of Issue