Presentation 2005-09-15
Development of a partial reconfiguration controller for an embedded processor FPGA
Isao SAKAMOTO, Takanori SUSAKI, Hidetomo SHIBAMURA, Masahiro IIDA, Morihiro KUGA, Toshinori SUEYOEHI,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) We develop dynamically reconfigurable system, named EXPRESS-2, using partially reconfigurable FPGA. The FPGA contains one or two embedded processors. In EXPRESS-2, an embedded processor reconfigures a part of the FPGA when application needs. This paper presents a configuration controller for partial-reconfiguration by embedded processor and a framework for implementation of applications.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) FPGA / Partial Reconfiguration / Dynamically Reconfigurable System / Virtex-II Pro
Paper # RECONF2005-37
Date of Issue

Conference Information
Committee RECONF
Conference Date 2005/9/8(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Reconfigurable Systems (RECONF)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Development of a partial reconfiguration controller for an embedded processor FPGA
Sub Title (in English)
Keyword(1) FPGA
Keyword(2) Partial Reconfiguration
Keyword(3) Dynamically Reconfigurable System
Keyword(4) Virtex-II Pro
1st Author's Name Isao SAKAMOTO
1st Author's Affiliation Department of Mathematics and Computer Science, Graduate School of Science and Technology, Kumamoto University()
2nd Author's Name Takanori SUSAKI
2nd Author's Affiliation Department of Mathematics and Computer Science, Graduate School of Science and Technology, Kumamoto University
3rd Author's Name Hidetomo SHIBAMURA
3rd Author's Affiliation Department of Mathematics and Computer Science, Graduate School of Science and Technology, Kumamoto University:Department of Computer Science, Faculty of Engineering, Kumamoto University
4th Author's Name Masahiro IIDA
4th Author's Affiliation Department of Computer Science, Faculty of Engineering, Kumamoto University:PRESTO, Japan Science and Technology Agency
5th Author's Name Morihiro KUGA
5th Author's Affiliation Department of Computer Science, Faculty of Engineering, Kumamoto University
6th Author's Name Toshinori SUEYOEHI
6th Author's Affiliation Department of Computer Science, Faculty of Engineering, Kumamoto University
Date 2005-09-15
Paper # RECONF2005-37
Volume (vol) vol.105
Number (no) 287
Page pp.pp.-
#Pages 6
Date of Issue