| Presentation | 2005-05-12 Code Scheduling in Consideration of Place and Route in Back End Compiler for PARS Ryuji HADA, Takeshi TAKEUCHI, Takeshi FUKUDA, Kazuya TANIGAWA, Tetsuo HIRONAKA, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | We have proposed a reconfigurable PARS architecture for general-purpose, and developing the PARS Compiler. We are developing the PARS Back-End Compiler (P-BEC) which extracts parallelism from input code and outputs the assembly code with place and route information for PARS architecture. The place and route process in the P-BEC, is not enough to utilize hardware resources of PARS architecture. To solve this issue, in this paper, we propose a new scheduling method to help to utilize the hardware resources in the place and route process. This proposal scheduling method realizes to map the extracted parallelism to hardware resources efficiently, and prevent loss of the parallelism in place and route. In the evaluation, we compared the method with P-BEC on the number of execution cycles. From the result, the speed up was 2.46 times higher in program with high parallelism, and 1.04 times higher in program with low parallelism. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | reconfigurable architecture / compiler / P-BEC / place and route |
| Paper # | RECONF2005-13 |
| Date of Issue |
| Conference Information | |
| Committee | RECONF |
|---|---|
| Conference Date | 2005/5/5(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Reconfigurable Systems (RECONF) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Code Scheduling in Consideration of Place and Route in Back End Compiler for PARS |
| Sub Title (in English) | |
| Keyword(1) | reconfigurable architecture |
| Keyword(2) | compiler |
| Keyword(3) | P-BEC |
| Keyword(4) | place and route |
| 1st Author's Name | Ryuji HADA |
| 1st Author's Affiliation | Graduate School of Information Sciences, Hiroshima City University() |
| 2nd Author's Name | Takeshi TAKEUCHI |
| 2nd Author's Affiliation | Faculty of Information Sciences, Hiroshima City University |
| 3rd Author's Name | Takeshi FUKUDA |
| 3rd Author's Affiliation | Graduate School of Information Sciences, Hiroshima City University |
| 4th Author's Name | Kazuya TANIGAWA |
| 4th Author's Affiliation | Faculty of Information Sciences, Hiroshima City University |
| 5th Author's Name | Tetsuo HIRONAKA |
| 5th Author's Affiliation | Faculty of Information Sciences, Hiroshima City University |
| Date | 2005-05-12 |
| Paper # | RECONF2005-13 |
| Volume (vol) | vol.105 |
| Number (no) | 42 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |