Presentation 2005-05-12
Area Overhead Estimation for Vth Control in Flex Power FPGA
Takashi KAWANAMI, Masakazu HIOKI, Toshiyuki TSUTSUMI, Tadashi NAKAGAWA, Toshihiro SEKIGAWA, Hanpei KOIKE,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) The Flex Power FPGA is a new FPGA architecture which enabled high speed and low power consumption by controling threshold voltage of transistors. Although VPR can estimate chip area, VPR can not estimate chip area with body-bias control for Vth control. This paper extended the area model for Flex Power FPGA.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) low-power FPGA / VPR / threshold voltage control / area over-head
Paper # RECONF2005-11
Date of Issue

Conference Information
Committee RECONF
Conference Date 2005/5/5(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Reconfigurable Systems (RECONF)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Area Overhead Estimation for Vth Control in Flex Power FPGA
Sub Title (in English)
Keyword(1) low-power FPGA
Keyword(2) VPR
Keyword(3) threshold voltage control
Keyword(4) area over-head
1st Author's Name Takashi KAWANAMI
1st Author's Affiliation Electroinformatics Group, Nanoelectronics Research Institute, National Institute of Advanced Industrial Science and Technology()
2nd Author's Name Masakazu HIOKI
2nd Author's Affiliation Electroinformatics Group, Nanoelectronics Research Institute, National Institute of Advanced Industrial Science and Technology
3rd Author's Name Toshiyuki TSUTSUMI
3rd Author's Affiliation Electroinformatics Group, Nanoelectronics Research Institute, National Institute of Advanced Industrial Science and Technology:Meiji University
4th Author's Name Tadashi NAKAGAWA
4th Author's Affiliation Electroinformatics Group, Nanoelectronics Research Institute, National Institute of Advanced Industrial Science and Technology
5th Author's Name Toshihiro SEKIGAWA
5th Author's Affiliation Electroinformatics Group, Nanoelectronics Research Institute, National Institute of Advanced Industrial Science and Technology
6th Author's Name Hanpei KOIKE
6th Author's Affiliation Electroinformatics Group, Nanoelectronics Research Institute, National Institute of Advanced Industrial Science and Technology
Date 2005-05-12
Paper # RECONF2005-11
Volume (vol) vol.105
Number (no) 42
Page pp.pp.-
#Pages 6
Date of Issue