| Presentation | 1999/11/8 A Proposal of the CPU Architecture with High-Speed Operations for GF(2^m) and Implementations of Elliptic Curve Cryptosystems Kouichi Sugimoto, Tetsuya Chikaraishi, Tetsuya Morizumi, Masue Shiba, Shinichi Kawamura, |
|---|---|
| PDF Download Page | PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | In this paper, we propose the new CPU architecture that is applicable to elliptic curve cryptosystems on both GF(p) and GF(2^m), with high-speed operations for GF(2^m). Generally, a special GF(2^m) arithmetic co-processor is needed in order to speed up elliptic curve operations on GF(2^m). However, we add extended operations for GF(2^m) to a general CPU, and manipulate them as the rest of the operations that. Therefore, we can efficiently calculate GF(2^m) arithmetic by the CPU. In our method, elliptic curve cryptosystems work at enough speed on the CPU, since that contains circuits of multiplication and square operations for GF(2^m) in it. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Elliptic curve cryptosystems / Polynomial basis / Cyclotomic field / CPU architecture / GF(2^m) / Software implementation |
| Paper # | ISEC99-62 |
| Date of Issue |
| Conference Information | |
| Committee | ISEC |
|---|---|
| Conference Date | 1999/11/8(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Information Security (ISEC) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | A Proposal of the CPU Architecture with High-Speed Operations for GF(2^m) and Implementations of Elliptic Curve Cryptosystems |
| Sub Title (in English) | |
| Keyword(1) | Elliptic curve cryptosystems |
| Keyword(2) | Polynomial basis |
| Keyword(3) | Cyclotomic field |
| Keyword(4) | CPU architecture |
| Keyword(5) | GF(2^m) |
| Keyword(6) | Software implementation |
| 1st Author's Name | Kouichi Sugimoto |
| 1st Author's Affiliation | Toyo Communication Equipment Co., LTD.() |
| 2nd Author's Name | Tetsuya Chikaraishi |
| 2nd Author's Affiliation | Toyo Communication Equipment Co., LTD. |
| 3rd Author's Name | Tetsuya Morizumi |
| 3rd Author's Affiliation | Toyo Communication Equipment Co., LTD. |
| 4th Author's Name | Masue Shiba |
| 4th Author's Affiliation | System Integration Technology Center., TOSHIBA Cooperation |
| 5th Author's Name | Shinichi Kawamura |
| 5th Author's Affiliation | Research & Development Center, TOSHIBA Cooperation |
| Date | 1999/11/8 |
| Paper # | ISEC99-62 |
| Volume (vol) | vol.99 |
| Number (no) | 414 |
| Page | pp.pp.- |
| #Pages | 8 |
| Date of Issue | |