Presentation 1999/10/29
Development of an MPEG-2 422@HL encoder chip set for higher quality coding
Eiji Ohara, Toshiaki Shimada, Akira Kotani, Yoshinori Matsuura, Tadashi Kasezawa, Ken-ichi Asano, Masahiko Yoshimoto,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) An MPEG-2 422@HL encoder chip set for highly quality coding has been described. It is composed of a preprocessor LSI, a motion estimation LSI, and an encoder LSI. A single encoder LSI can performs SDTV encoding, and only six LSIs can perform HDTV encoding. It has scalability for picture quality and resolution. This chip set makes video encoder compact. We studied methods that can realize the higher quality control of the video coding on this chip set to keep the quality of original pictures as thoroughly as possible.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) MPEG-2 / Image Compression / Motion Estimation / Motion Compression
Paper # DSP99-109
Date of Issue

Conference Information
Committee DSP
Conference Date 1999/10/29(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Digital Signal Processing (DSP)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Development of an MPEG-2 422@HL encoder chip set for higher quality coding
Sub Title (in English)
Keyword(1) MPEG-2
Keyword(2) Image Compression
Keyword(3) Motion Estimation
Keyword(4) Motion Compression
1st Author's Name Eiji Ohara
1st Author's Affiliation Mitsubishi Electric Corporation, Information Technology R&D Center()
2nd Author's Name Toshiaki Shimada
2nd Author's Affiliation Mitsubishi Electric Corporation, Information Technology R&D Center
3rd Author's Name Akira Kotani
3rd Author's Affiliation Mitsubishi Electric Corporation, Information Technology R&D Center
4th Author's Name Yoshinori Matsuura
4th Author's Affiliation Mitsubishi Electric Corporation, System LSI Development Center
5th Author's Name Tadashi Kasezawa
5th Author's Affiliation Mitsubishi Electric Corporation, Information Technology R&D Center
6th Author's Name Ken-ichi Asano
6th Author's Affiliation Mitsubishi Electric Corporation, Information Technology R&D Center
7th Author's Name Masahiko Yoshimoto
7th Author's Affiliation Mitsubishi Electric Corporation, Information Technology R&D Center
Date 1999/10/29
Paper # DSP99-109
Volume (vol) vol.99
Number (no) 397
Page pp.pp.-
#Pages 8
Date of Issue